EXPLORE

Data Entry Data Processing Electronics Engineering Research
Profile cover photo
User Avatar

Yogesh S.

@yogeshsoni12

0.0
0

0.0

0.0

0%

$20 USD / Hour

Flag of

India (1:01 PM)

Joined on May 18, 2012

$20 USD / Hour

VLSI Professional. Expert in Verilog, RTL design, Verification, Verilog related Project work. Have IC/Digital design industrial experience of 10+ Yrs. Digital Design related work, Engineering Projects, IP design, any digital design work can be carried out.

Reviews
0 Reviews

No reviews to see here!

Certifications

Freelancer Orientation

Freelancer Orientation

Verifications

Registered Users

Total Jobs Posted

Freelancer ® is a registered Trademark of Freelancer Technology Pty Limited (ACN 142 189 759)

Copyright © 2026 Freelancer Technology Pty Limited (ACN 142 189 759)