Profilbillede af vlsirajagopal
@vlsirajagopal
Flag for India Pudhukottai, India
Medlem siden 25. september 2013
0 Anbefalinger

vlsirajagopal

Online Offline
Verilog , VHDL, System verilog, UVM. Synopsys VCS, VIVADO,MODELSIM,XILINX ISE, Design vision (Design compiler) , Prime time,TMAX Would like to work on my skills.
$15 USD/hr
21 anmeldelser
5.3
  • 100%Jobs udført
  • 73%Indenfor Budget
  • 69%Til Tiden
  • 17%Genansættelsesfrekvens

Portfolio

Nylige bedømmelser

Erfaring

Senior verification engineer

Jul 2016 - Nov 2017 (1 year)

Block level verification of ethernet switches.

Verification engineer

Jul 2013 - Jun 2016 (2 years)

Verification of ethernet switch(both custumer end switch, ISP switch) ,Central memory management controller using Systemverilog,UVM.

Asic Design/verification engineer

Jun 2011 - Jun 2013 (2 years)

Verification of ethernet switch ,scheduler,Txole, DMA (AXI) using System verilog UVM.

Uddannelse

BE

2007 - 2011 (4 years)

Kvalifikationer

Diploma in ASIC (2011)

RV -VLSI design centre

Whole flow of ASIC with hands on project(Design,DV,STA,PD,Layout).

Verifikationer

  • Facebook forbundet
  • Foretrukken Freelancer
  • Betalingsverificeret
  • Telefon Verificeret
  • Identitet verificeret
  • E-mailverificeret

Mine vigtigste færdigheder

Gennemse lignende freelancere