Complete and simulate the VHDL descriptions of the MIPS components listed in the file. For each module, the entity and necessary signals have been created. You need to write the body of all architectures."
See attached files for instructions and files for Quartus II.
Due on 26/5/2014 5pm AWST timezone (Perth, Western Australia)