I gang

Verilog project with synthesis in design compiler and fixing timing violation in prime time

Tildelt til:

gohanjanyan

I will do it.I have experience inSRAM memory design and verification. I can complete it by 4 days. Thanks, Gevorg Ohanjanyan.

$222 USD in 4 dage
(0 bedømmelser)
1.5