I gang

FPGA consultant on AWS F1

We are developing FPGA using Amazon AWS F1 service. The source code was converted from systemc to verilog using Vivado HLS. Many FPGA tool related issues needs to have an expert to help us. Including:

1) FPGA timing closure constraint

2) Place & route issues.

3) Set up clock divider to CL logic.

Potentially, we have a lot more work if you are familiar with Vivado HLS, and systemc.


Evner: Digital Design, FPGA, Verilog / VHDL

Se mere: We need animation done on a weekly basis if you can match our style you can work with us and if you use flash too, we are continuing to expand our list of freelance premiere pro & after effects editors who can work in central london with our c, how can we use the expert system in the manufacturing, aws fpga mining, amazon fpga image, aws f1 tutorial, aws f1 github, aws fpga github, aws fpga tutorial, aws fpga bitcoin, aws f1 forum, we would like to create 2 logos and business cards, immigration consultant website source code, functional dependency closure source code java, aws ec2 ubuntu set openldap, set wallpaper android source code, set timing online examination jspservlet, j2me source code set reminder, perl sql set timing, fpga consultant

Om arbejdsgiveren:
( 0 bedømmelser ) United States

Projekt ID: #16472983

Tildelt til:


Dear sir I have more than 10 years experience in digital design using FPGA, also I have implemented many projects using vivado hls, please message me so that we can discuss details Best regards Relevant Skills and Exp Flere

$52 USD / time
(314 bedømmelser)

5 freelancere byder i gennemsnit $53/time for dette job


Dear customer, I am really happy to help you out of this project. I would like to introduce that I am an freelancer with 100% JOB COMPLETED in VHDL/VERILOG. I am really suitable for job description: First: I a Flere

$50 USD / time
(62 bedømmelser)

I have worked with many Xilinx FPGA products in the past 10 years. Have optimized designs to nearly fully utilize the FPGAs at use. I am well aware that this process is a multi dimensional optimization problem and with Flere

$60 USD / time
(2 bedømmelser)
$50 USD / time
(0 bedømmelser)

It's no suprise you run into timing problem,when you converter high level language (like system c) to [login to view URL] need some advanced skills to solve your [login to view URL] there're many skills to improve max clock frequency Flere

$55 USD / time
(0 bedømmelser)