I gang

ALU design in VHDL

Tildelt til:

aiftikhar99

Greetings, Hope you are doing well. I am computer architecture designer and I happen to have 32-bit ALU in VHDL and Verilog. It supports the following features: add, sub, sll ,slt ,sltu, xor, srl, sra, or, and, mul, mu Flere

$25 AUD på 1 dag
(0 bedømmelser)
0.0

10 freelancere byder i gennemsnit $24 på dette job

ahmedmohamed85

Dear sir I have more than 10 years experience in digital design using vhdl please check my profile also please message me so that we can discuss

$45 AUD på 1 dag
(395 bedømmelser)
7.8
majidabdi

I am EE engineer.I have lots of experiences working with Xilinx and Altera FPGA boards writing VHDL and embedded C for NIOS II (field of interest). I have background in digital design. Also worked with micro controller Flere

$30 AUD in 2 dage
(6 bedømmelser)
3.2
kptechlead

Hi, glad to bid on your project. I’m an expert on Data Science, Machine Learning, and Artificial intelligence etc... I m a Doctorate in Engineering , I have read your description, i have a 18+ years of experience on Flere

$30 AUD in 7 dage
(1 bedømmelse)
1.1
shairkhan7385

I'm doing computer engineering, this was my assignment in previous semester. And if you want it's solution, I can send it to you.

$10 AUD in 5 dage
(0 bedømmelser)
0.0
waqarshahzad07

Hello there, I am an Electrical Engineer by profession and specialist in electronics and embedded systems. I have strong expertise in Verilog and VHDL using FPGA's. I have already completed your abov Flere

$20 AUD in 7 dage
(0 bedømmelser)
0.0
mohamedmssaouri

hello, hope you're doing well, i'm an embedded systems engineer and i already have an ALU design written in VHDL, wich will save you a lot of time. i need just to adjust it according to your specifications. thank you.

$10 AUD in 4 dage
(0 bedømmelser)
0.0
Sivasrk479

Respected sir , I am VLSI post graduation student who has full grip on Both VLSI FRONT END AND BACK END IF you give me this project I will design the circuit which reduces the Power and delay

$25 AUD in 3 dage
(0 bedømmelser)
0.0
NadunElla

1. Write an mini ALU using Verilog . 2. Customize it for the required FPGA 3. Will simulate it with the VIVADO

$30 AUD in 4 dage
(0 bedømmelser)
0.0
pranavtheway

Hi, I have Masters degree in VLSI Design with IEEE publications.... the module you require are already made up and ready with me.....I can give it to you instantly. ping me for details.

$15 AUD på 1 dag
(0 bedømmelser)
0.0