Lukket

PTT from ECG and PPG

3 freelancere byder i gennemsnit $54 timen for dette job

moaazkh96

Hi, I am a senior digital design engineer, I have a broad knowledge of digital design in ASIC and FPGA using both VHDL and Verilog. I am using Vivado, ISE, and Quartise for FPGA, using DC, ICC, and prime-time for ASIC. Flere

$111 USD in 10 dage
(30 bedømmelser)
4.7
(2 bedømmelser)
2.8
trlanyusifov21

hello my brother I can do this at a high level. I say with all sincerity. I will do it for free because it is the first my work, God willing. just want is enough. Please write to me

$20 USD på 1 dag
(0 bedømmelser)
0.0