Find Jobs
Hire Freelancers

fpga soft radio

$250-750 USD

Annulleret
Slået op næsten 6 år siden

$250-750 USD

Betales ved levering
Hi, This project is for a team of VHDL expert and Java expert. I have a dev. FPGA board embedded the chip AD9764. This is the DAC. It embeds the chip ADS5522 too. This is the ADC. I already have a not-completed project written in vhdl including modules parts of this project. I need you to simulate and fix the data transmission part between the client application to the ADC/DAC. The FPGA is a Xilinx XC3S500E. I need you to implement the architecture [login to view URL] and adapt ADC/DAC/FIFO controllers, and to fix the UART or SPI to communicate with MCU. I will share the spécifications with you in advanced steps. Thanks !
Projekt-ID: 16927781

Om projektet

3 forslag
Projekt på afstand
Aktiv 6 år siden

Leder du efter muligheder for at tjene penge?

Fordele ved budafgivning på Freelancer

Fastsæt dit budget og din tidsramme
Bliv betalt for dit arbejde
Oprids dit forslag
Det er gratis at skrive sig op og byde på jobs
Tildel til:
Brug Avatar.
Hi i have worked on spi/uart/i2c and experience in digital design/FPGA using VHDL,verilog and verification for same
$250 USD på 15 dage
4,6 (15 anmeldelser)
4,2
4,2
3 freelancere byder i gennemsnit $324 USD på dette job
Brug Avatar.
I have experience on SDR, interfacing with ADC/DAC. Please award this for me. I will help you.
$333 USD på 5 dage
4,8 (18 anmeldelser)
4,9
4,9
Brug Avatar.
Hi, I hope you are doing well and enjoying digital design. I believe implementing a design right form modeling until verifying it on an FPGA is always a very special experience. Regarding your project, I had built a fully-verified programmable UART Transmitter and Receiver. It was tested on Xilinx Spartan 6. I also had designed some reliable modules you require like Synchronous FIFO. Throughout my 3+ years of experience in the field, I had the joy of designing and implementing a part of LTE's physical layer right from the Matlab model, through RTL coding, simulations, and back-end stages. I also built many other designs such as a MIPS processor design, Can satellite that composed I2C, UART, and many FIFOs to handle data. All my designs were verified successfully on either Xilinx's Spartan S6, S3, or Altera's Cyclone V FPGA. I would love to hear your thoughts and requirements for the delivery soon. Have a good night :))
$388 USD på 5 dage
5,0 (7 anmeldelser)
4,5
4,5

Om klienten

Flag for FRANCE
Paris, France
4,6
16
Betalingsmetode verificeret
Medlem siden aug. 14, 2014

Klientverificering

Tak! Vi har sendt dig en e-mail med et link, så du kan modtage din kredit.
Noget gik galt, da vi forsøgte at sende din mail. Prøv venligst igen.
Registrerede brugere Oprettede jobs i alt
Freelancer ® is a registered Trademark of Freelancer Technology Pty Limited (ACN 142 189 759)
Copyright © 2024 Freelancer Technology Pty Limited (ACN 142 189 759)
Indlæser forhåndsvisning
Geolokalisering er tilladt.
Din session er udløbet, og du er blevet logget ud. Log venligst ind igen.