Annulleret

Verilog

Hardware Security - Module

Design , verify and validated RTL for securing a memory of 128KB.

Perform code coverage and synthesis of design as well.

Clock rate of design should be over 100 Mhz.

Requirements:

1. Synthesizable RTL code

2. Verification script (i.e. Automated Testbench)

3. Synthesis script

4. Code Coverage Report (>90% overall coverage)

5. Detailed drawings of FSM, block diagrams and verification diagrams used in project.

Færdigheder: C++ Programmering, FPGA, Microcontroller, Verilog / VHDL

Se mere: verilog code parking lot project, verilog freelancing, convert hex ascii verilog, hex ascii conversion verilog code, ascii hex converter code verilog, verilog programming ascii codes, assemblyx86 verilog vhdl, ascii verilog, verilog convert ascii hex, ascii hex verilog, pci verilog, verilog design fibonacci number program, verilog ascii, hex ascii verilog, verilog projects

Om arbejdsgiveren:
( 0 bedømmelser ) SACRAMENTO, United States

Projekt-ID: #12541331

Tildelt til:

ahmedmohamed85

Dear sir I have more than 9 years experience in digital design using verilog please message me

$250 USD in 3 dage
(278 bedømmelser)
7.5

13 freelancere byder i gennemsnit $290 for dette job

ducdctoandh

Dear customer, I am really happy to help you out of this project. I would like to introduce that I am an freelancer with 100% JOB COMPLETED in VHDL/VERILOG, completed above 100 projects in VHDL/Verilog. I am re Mere

$155 USD in 0 dage
(51 bedømmelser)
5.5
raulbehl

Hello! Please check my reviews to know a bit about me. It would be great if I could help you out. Thank you! :)

$333 USD in 10 dage
(49 bedømmelser)
5.6
seshupower

Hi, I am a post graduate power electronics engineer and having very good experience in product design and development. I am excellent in embedded programming using pic, dspic controllers and MATLAB codding for Power p Mere

$444 USD in 14 dage
(8 bedømmelser)
4.9
$250 USD in 5 dage
(5 bedømmelser)
4.6
culuc

Hello, I have a good experience in designing RTL using Verilog/SystemVerilog as well as writing a testbench to test the RTL code I will provide you all of your requirements as you mentioned Please tell me more Mere

$222 USD in 7 dage
(11 bedømmelser)
4.7
$200 USD in 10 dage
(14 bedømmelser)
4.2
$555 USD in 10 dage
(0 bedømmelser)
0.0
guruuvce12

Hi very good morning...! i am professor in engineering college, teaching and working on verilog. kindly brief about your project .Let chat and share more info. Waiting for your response thanks

$555 USD in 10 dage
(0 bedømmelser)
0.0
tudormth2008

[url removed, login to view] abilities from [url removed, login to view] and experience with visual studio 2012 and 2015 ….androi Mere

$400 USD in 0 dage
(0 bedømmelser)
0.0
mgjaggers

I work at Broadcom Limited doing custom memory verification, synthesis and design. If you want a TCAM, SRAM, OTP, or MRAM design I'm your guy. Since I do not have access to my work's tools, I'll be using Icarus Veril Mere

$111 USD in 5 dage
(0 bedømmelser)
0.0
rons05somani

Has a good knowledge of verilog, 3 year professional experience. Done of couple of projects in bachelors and masters as well.

$200 USD in 3 dage
(0 bedømmelser)
0.0
dilansam

I am an Senior Engineer who works at high tech company for three years, i have been working on FPGA based capital market product which is already in a stock exchange. i have good knowledge in advance verilog designs as Mere

$277 USD in 5 dage
(0 bedømmelser)
0.0
arunaupul

Hi, I can secure your memory using AES encryption with ECB mode. I already have verified AES ECB hardware cores and tested with Xilinx flatform. Throughput can be configured from 1 Gbps to 12 Gbps with 100 MHz clock. Mere

$222 USD in 10 dage
(0 bedømmelser)
0.0