Lukket

DESIGN AND IMPLEMENTATION OF FRAME SYNCHRONIZATION IN FPGA

7 freelancere byder i gennemsnit ₹7888 for dette job

rohi1710rohi1710

Hi, -FPGA design engineer since last 7 years -Expertise in verilog/VHDL Please find below details of the projects TSMAC Hardware acceleration(3months) The project is to develop hardware acceleration block for TS Mere

₹13333 INR in 10 dage
(5 bedømmelser)
4.6
₹7777 INR in 3 dage
(0 bedømmelser)
0.0
Electr0mech

Hi Hope you are good I am expert in this field This project is easy for me Able to deliver all files Thanks

₹3000 INR in 5 dage
(1 bedømmelse)
0.2
₹3333 INR in 3 dage
(0 bedømmelser)
0.0
wessamam

Hello dear, I am a senior ASIC (Digital) design engineer. I have an expirence more than 7 years in digital design and verification using verilog. Thanks, Wessam

₹7777 INR in 8 dage
(0 bedømmelser)
0.0
₹7777 INR in 3 dage
(0 bedømmelser)
0.0
sshraddha50

A proposal has not yet been provided

₹12222 INR in 3 dage
(0 bedømmelser)
0.0