An FPGA is a field-programmable gate array, which is an integrated circuit that can actually be configured AFTER manufacturing by either a consumer or designer. Since it is a configurable semiconductor device, it has all sorts of applications in a variety of sectors. In fact, there might not even be a sector that exists that cannot be affected by the FPGA, and this will continue to be exemplified for decades to come.


Some of the applications are obvious, while others might surprise. For example, an FPGA can be an integral tool to the consumer market, in that it can integrate various functions into one device, such as converged handsets and digital flat panel displays, for example. It could also be utilized in the industrial sector for applications such as automation and surveillance, as well. There are obvious applications when it comes to the automotive, defense, and medical sectors, as well.


The applications of the field-programmable gate array are varied, and they are considered to be an essential part of future technological trends that are considered some of the markets with the most potential right now – such as Big Data and the Internet of Things. When it comes to product development, automation, and device interaction, FPGA specialists certainly have a bright and interesting future in the job market.

Ansæt Field-Programmable Gate Array Experts

Filtrér

Mine seneste søgninger
Filtrer ved:
Budget
til
til
til
Slags
Evner
Sprog
    Job-status
    11 jobs fundet, i prisklassen EUR

    The parking system has 4 levels, level 1 for admins and disabled, level 2 for staff and disabled, level 3 for visitors and disabled, level 4 for visitors.. we two gates in each level (the gate is a pair of IR sensor) , one gate for entrance and the other for exit.. moreover we have camera and monitor near the entrance gate of level 1 , the camera detects the type of car that entering the parking a...

    €102 (Avg Bid)
    €102 Gns Bud
    1 bud

    Design adc data decoding module. (vivado 2018.2) Input: FCLK,DCLK,DATA_0~DATA_15.(all input signals are LVDS) Output: CLKOUT, DOUT_0 [15:0] ~ DOUT_31 [15:0]. One data path contains two adc signals. The two adc signals are distinguished by FCLK level. I need to decode the adc data into 16-bit wide data and output a total of 32 channels of adc data. The input waveform is shown in the figure. The dif...

    €175 (Avg Bid)
    €175 Gns Bud
    4 bud

    Need help program FPGA to communicate with TI7200 through SPI, and generate 300 and 100 Hz sine waves to drive two electric coils,

    €426 (Avg Bid)
    €426 Gns Bud
    12 bud
    Diseño FPGAs en VHDL 3 dage left
    VERIFICERET

    Proyecto enfocado al diseño VHDL sobre FPGAS. Desarrollo de código y de bancos de pruebas, verificación del funcionamiento y resolución de algunas cuestiones. Tiene que estar terminado para el día 17 de diciembre. Se adjunta toda la descripción de lo que hay que hacer, así como unas plantillas para las soluciones y algunos bancos de pruebas.

    €29 (Avg Bid)
    €29 Gns Bud
    1 bud

    Use a Verilog and Do exactly what is on the paper and hand me a report with codes, synthesized diagrams, and a description comparing the different state assignments

    €19 (Avg Bid)
    €19 Gns Bud
    4 bud
    VHDL questions 2 dage left

    I have some VHDL questions which I nedd to be solved .

    €16 (Avg Bid)
    €16 Gns Bud
    5 bud
    FPGA Designing 2 dage left

    Hello, I need FPGA designing expert. I have complete details of the project. Place your bids, i will share the details with the best bidder. Thank you in advance

    €51 (Avg Bid)
    €51 Gns Bud
    10 bud

    My aim of this work is to see how it would be done from a different point of view. What I would like to be done is: * Check the Simulink model to see if that's done correctly. * Finish minimum resource version in filter bank Simulink model (just add memory and switch between memory in each cycle and do DFT). * Implement the minimum resource filter bank in VHDL in the simplest possible way. I...

    €208 (Avg Bid)
    €208 Gns Bud
    9 bud
    PLL in VHDL 1 dag left
    VERIFICERET

    Add in our Design a PLL for variable clock speed

    €152 (Avg Bid)
    €152 Gns Bud
    12 bud

    1. Design platform: VIVADO 18.2 2. Chip: xcz7020CLG484-1 3. language: Verilog 4. Input is all lvds, fclk is frame clockwise, DCLK is data clock, DDR mode Data receives 16 pairs of ADC data. A pair of LVDS DATA inputs 2 channels of ADC data. FCLK is channel A data when it is high and channel B data when it is low. Output data with 32 channel bit width of 12

    €163 (Avg Bid)
    €163 Gns Bud
    8 bud

    Build a VHDL code for 8x8 Wallace multiplier

    €133 (Avg Bid)
    €133 Gns Bud
    12 bud

    Top FPGA Community-artikler