Vhdl and verilogJobs

Jeg vil gerne ansætte Jeg vil gerne arbejde

Filtrér

Mine seneste søgninger
Filtrer ved:
Budget
til
til
til
Slags
Færdigheder
Sprog
    Job-status
    Anvend filter
    2,000 vhdl and verilog jobs fundet, i prisklassen EUR
    FPGA Testbench in Verilog for SDRAM using vendor model Udløbet left

    Hi, I have written an SDRAM controller (for a Micron SDRAM) which does not work very well. In the other hand, I have its model (downloaded from Micron's website). I need someone who can write a testbench to verify my controller using Micron's model and fix my controller.

    Elektrisk Ingeniørarbejde Elektronik FPGA Microcontroller Verilog / VHDL
    €298 (Avg Bid)
    €298 Gns Bud
    8 bud
    Byd nu
    VHDL-stopwatch with memory function Udløbet left

    You have to programming a stopwatch with an Memory function in VHDL. It has to run on a Nexy 4 - fpga Board. Best regards, Kevin

    Elektrisk Ingeniørarbejde Elektronik FPGA Microcontroller Verilog / VHDL
    €165 (Avg Bid)
    €165 Gns Bud
    5 bud
    Byd nu
    Vivado Expert Udløbet left

    Hello, I am looking for Vivado expert. Only bid experts in C/Python/Verilog Hope don't waste time. Thanks

    C programmering FPGA Python Verilog / VHDL
    €24 / hr (Avg Bid)
    €24 / hr Gns Bud
    7 bud
    Byd nu
    Parameterized Mux (one hot) and (priority coded) System Verilog (Synthesizable) Udløbet left

    Hi I am looking for RTL SV code for a parameterized mux which takes in input size and select line size accordingly both for one-hot coded and priority coded and it should be synthesizable.

    Elektrisk Ingeniørarbejde Elektronik Ingeniørarbejde FPGA Verilog / VHDL
    €89 (Avg Bid)
    €89 Gns Bud
    2 bud
    Byd nu
    Miner development for FPGA in Verilog/VHDL -- 2 Udløbet left

    Development of a Fpga-miner and the Host mining App. The communication between FPGA and Host App is USB. Details we can discuss in private chat

    Elektronik FPGA Microcontroller Verilog / VHDL
    €1684 (Avg Bid)
    €1684 Gns Bud
    6 bud
    Byd nu
    RISC-V and processors designing Udløbet left

    ...playing field, and we are currently looking for a new mate/co-worker who can detect problems quickly, learn new technologies fast, and participate in designing processors with enthusiasm. WE OFFER: - Opportunity to work with RISC-V, computer architecture of the future - Working on innovative IoT processors and unique processor optimization technology - Participation in the whole development process from analysis to deployment - Collaboration with the world’s top high-tech companies such as Rambus, Microsemi, Analogix, Dongwoon, etc. - Keeping in touch with the latest trends in the industry - Opportunity to work with experienced developers - Possibility to work closely with other teams - Receptivity to your own innovations and ideas - A young and...

    FPGA Microcontroller Verilog / VHDL
    €1100 (Avg Bid)
    €1100 Gns Bud
    13 bud
    Byd nu
    Processor design using Verilog Udløbet left

    I need someone having expertise in verilog to enhance a processor design to carry out more instructions using Quartus prime software. Further details will be provided. Deadline 3 days. Thanks

    Elektrisk Ingeniørarbejde Elektronik Ingeniørarbejde FPGA Verilog / VHDL
    €101 (Avg Bid)
    €101 Gns Bud
    6 bud
    Byd nu
    Miner development for FPGA in Verilog/VHDL Udløbet left

    Development of a Fpga-miner and the Host mining App. The communication between FPGA and Host App is USB. Details we can discuss in private chat

    Elektronik FPGA Microcontroller Verilog / VHDL
    €704 - €1408
    €704 - €1408
    0 bud
    Byd nu
    CPLD (or FPGA) implementation of LCD bus converter Udløbet left

    The goal of the project is to translate an LCD bus with propriety signaling to driv...timing chart of source. Output LCD + LCD controller datasheet + init code will be provided. Development board will NOT be provided (you should have your own). VHDL is preferred but not obligatory, Verilog can also be used. Altera family devices should be used. Project should be oriented towards low power and low cost since day 1. Information about further requirements (some software features) will be provided later. Please read this before quoting. Please do not quote if you can not complete this project. Please make sure this is something you are able to complete within less than 30 days. The project is not very complicated and should be moderate difficulty for someone wi...

    Elektrisk Ingeniørarbejde Elektronik FPGA Microcontroller Verilog / VHDL
    €792 (Avg Bid)
    €792 Gns Bud
    7 bud
    Byd nu
    Need VHDL expert for blockchain project Udløbet left

    Looking for vhdl expert for Blockchain field. It must familiar with python too. Will give more detail via interview.

    Blockchain Elektronik FPGA Python Verilog / VHDL
    €251 (Avg Bid)
    €251 Gns Bud
    6 bud
    Byd nu
    Need FPGA-Verilog programmer to build bitstream for algorithms Udløbet left

    - Need to develop bitstream for different algorithm for FPGA boards. - Developer with proven experience with FPGA Verilog. - Can able to code, simulate, synthesize and compile verilog on FPGA. - Would be great if understands concept of Blockchain technology and how it works. - Understand requirements and based on that able to prepare hardware requirements, specs of FPGA, plan and execute development. - Ability to explain code, work with in-house team for hardware configuration and to compile code to FPGA. So above average communication skills required. - Need to sign NDA and Ownership agreement.

    Blockchain Elektronik FPGA Linux Verilog / VHDL
    €15 / hr (Avg Bid)
    €15 / hr Gns Bud
    9 bud
    Byd nu
    Lattice Ice40 FPGA coding Udløbet left

    Looking for an experienced programmer in Lattice FPGA's, specifically the ICE40 series. Simple project, buffer 320 bytes of data with multiple clock domains. Prefer VHDL

    FPGA Verilog / VHDL
    €72 (Avg Bid)
    €72 Gns Bud
    5 bud
    Byd nu
    Need VHDL expert Udløbet left

    I have a VHDL code. Then It has some issue. I need to fix it within a few hours. If you are electronic expert you can do it within 1 hours. I'll send details via interviewing. Ivan.

    Elektrisk Ingeniørarbejde Elektronik FPGA Microcontroller Verilog / VHDL
    €54 (Avg Bid)
    €54 Gns Bud
    8 bud
    Byd nu
    VHDL or Verilog program Udløbet left

    I need you to develop a Vhdl or Verilog program for image similarity search, by using locality sensitive bloom filter for fpga

    Software Arkitektur
    €14 (Avg Bid)
    €14 Gns Bud
    1 bud
    Byd nu
    VHDL or Verilog program for locality sensitive hashing using bloom filter for near duplicate detection Udløbet left

    I need to convert a python code to vhdl code using myhdl.i will attach the python code.

    LabVIEW Matlab and Mathematica Python Software Arkitektur Verilog / VHDL
    €20 (Avg Bid)
    €20 Gns Bud
    1 bud
    Byd nu
    VHDL/Verilog expert with Virtex-5 board needed Udløbet left

    ...stream cipher and to compare it to Grain-128 and Trivium in terms of area, delay, latency and power energy consumption so we can decide which suits us the best. Your tasks will include: • Investigating hardware optimization techniques targeting Xilinx FPGA Devices • Evaluating its speed, throughput, area, power consumption, and energy efficiency and comparing the results to Grain-128 and Trivium. I am looking for a candidate expert on VHDL/Verilog and with a Virtex-5 board to work on ISE 14.7. We will use ModelSim and Xilinx ISE tools in this project. The deliverables will be: a. code b. testbenches c. measurements Notes: 1- Espresso stream cipher is already implemented 2- It is required to compar...

    FPGA Verilog / VHDL
    €173 (Avg Bid)
    €173 Gns Bud
    2 bud
    Byd nu
    Bug-fix/Update FPGA Miner Udløbet left

    Bug-fix Mining App and FPGA-VHDL Project. You have to fix the mining App what is written in C and running on a Linux server. And fix on the FPGA side the PLL and add multicores.

    C programmering C++ Programmering Linux Microcontroller Verilog / VHDL
    €468 (Avg Bid)
    €468 Gns Bud
    2 bud
    Byd nu
    Online Tutor Embedded C/C++ Udløbet left

    Tutor/Mentor Required(Online): -- Good knowledge of Embedded c/c++ and VHDL -- Good Experience with Renesas Microcontrollers and e2 Studio

    C programmering C# Programmering C++ Programmering Microcontroller Verilog / VHDL
    €6 / hr (Avg Bid)
    €6 / hr Gns Bud
    6 bud
    Byd nu
    Multiplexer of 2 to 1 in vhdl Udløbet left

    Muktiplexer of 2 to 1 in vhdl using tje software xillinix

    C++ Programmering Elektrisk Ingeniørarbejde FPGA Microcontroller Verilog / VHDL
    €17 (Avg Bid)
    €17 Gns Bud
    3 bud
    Byd nu
    verilog / VHDL or FPGA expert only Udløbet left

    more details will be given in the chat only serious expert and my maximum budget for this task is $100

    Elektrisk Ingeniørarbejde Ingeniørarbejde FPGA Microcontroller Verilog / VHDL
    €46 (Avg Bid)
    €46 Gns Bud
    18 bud
    Byd nu
    you must have ( BCU1525 device) for FPGA Bitstream development pro .,.,.,. Udløbet left

    Please read all the details first. and I will create 45% milestone before we start and when its done this task 100% I will create other 60% milestone and released both. I always paid the coder. check my review. ( Dont bid if you are not agree my terms) Hello /////////////////////////////////// ///////////////////////////////// ///////////////////////////// Looking for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you suggest starting wit...

    Elektrisk Ingeniørarbejde Elektronik FPGA Microcontroller Verilog / VHDL
    €986 (Avg Bid)
    €986 Gns Bud
    3 bud
    Byd nu
    Implementation of keccak256 algorithm Udløbet left

    ...to develop the implementation of the keccak256 algorithm for FPGA XILINX xcku035-1ffva1156c. Verilog / VHDL development language (Xilinx Vivado Design Suite) Functional check on any available board. Requirements for implementation: 1. The algorithm should work in accordance with ; a. The source can be taken as MVis-tokenminer 2.1.17; 2. The basis of the hash function is to take the source code ; a. The keccak256 algorithm should operate at the maximum FPGA frequency xcku035-1ffva1156c; b. The algorithm must use a minimum of LUT; c. The algorithm must use DSP Slices and Block RAM; d. The number of streams (copies of the algorithm) should be limited only by the

    Elektronik FPGA Matlab and Mathematica Verilog / VHDL
    €587 (Avg Bid)
    €587 Gns Bud
    3 bud
    Byd nu
    find fpga projects Udløbet left

    Hi somebody needed for find fpga (verilog-vhdl) remote projects I paid 20% commission for each project

    Elektrisk Ingeniørarbejde Elektronik FPGA Verilog / VHDL
    €419 (Avg Bid)
    €419 Gns Bud
    8 bud
    Byd nu
    4 bit alu implemenation Udløbet left

    need report on vhdl of 4 bit alu

    C++ Programmering Elektrisk Ingeniørarbejde Ingeniørarbejde FPGA Verilog / VHDL
    €86 (Avg Bid)
    €86 Gns Bud
    22 bud
    Byd nu
    coding in vhdl - 07/01/2019 21:26 EST Udløbet left

    Hi,eveyone.I need a signal processing coding for my work using altra quartus II and VHDL.

    Elektrisk Ingeniørarbejde FPGA Verilog / VHDL
    €90 (Avg Bid)
    NDA
    €90 Gns Bud
    6 bud
    Byd nu
    Matlab Codnig Udløbet left

    I need the matlab developer and verilog developer

    Elektrisk Ingeniørarbejde LabVIEW Matlab and Mathematica Software Arkitektur Verilog / VHDL
    €518 (Avg Bid)
    €518 Gns Bud
    16 bud
    Byd nu
    implementation of 4 bit alu Udløbet left

    Implementation of 4 bit alu in VHDL using the software Xillinix ISE I Need report on circuits diagrams, truth table, and simulations results the structure report should go by 1-introduction 2-block diagram 3-Technical Words 4-Implementations 5-Results 6-Conclusion

    Elektrisk Ingeniørarbejde Elektronik Ingeniørarbejde FPGA Verilog / VHDL
    €114 (Avg Bid)
    €114 Gns Bud
    5 bud
    Byd nu
    16-point FFT Udløbet left

    verilog code for radix-4 16 point fft

    Elektrisk Ingeniørarbejde Ingeniørarbejde FPGA Matlab and Mathematica Verilog / VHDL
    €13 (Avg Bid)
    €13 Gns Bud
    6 bud
    Byd nu
    FFT working in VHDL Udløbet left

    I want a VHDL code to achieve a N point FFT

    C++ Programmering Elektrisk Ingeniørarbejde FPGA Matlab and Mathematica Verilog / VHDL
    €124 (Avg Bid)
    €124 Gns Bud
    12 bud
    Byd nu
    verilog coding for radix-4 16 point fft Udløbet left

    i want a verilog coding regarding radix-4 16 point FFT. so i need expert help.

    Matlab and Mathematica Verilog / VHDL
    €15 (Avg Bid)
    €15 Gns Bud
    2 bud
    Byd nu
    Trophy icon Explanation of VHDL code Udløbet left

    I have a VHDL code.. I need someone to explain that code in detail to me.. what stuff it is doing on board..

    C programmering C++ Programmering Elektrisk Ingeniørarbejde FPGA Verilog / VHDL
    €9 (Avg Bid)
    Garanteret
    €9
    0 indlæg
    Tilmeld dig nu
    you must have ( BCU1525 device) for FPGA Bitstream development pro Udløbet left

    Please read all the details first. and I will create 45% milestone before we start and when its done this task 100% I will create other 60% milestone and released both. I always paid the coder. check my review. ( Dont bid if you are not agree my terms) Hello /////////////////////////////////// ///////////////////////////////// ///////////////////////////// Looking for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you suggest starting wit...

    Elektrisk Ingeniørarbejde Elektronik FPGA Microcontroller Verilog / VHDL
    €10994 (Avg Bid)
    €10994 Gns Bud
    2 bud
    Byd nu
    Project for Ahmed M. -- 6 Udløbet left

    Hi Ahmed M., Write VHDL code for frequency comparison on threshold base after the FFT_64 block in my code, the threshold will be defined by user through VIO or uart. The results should be verified on ILA in Hz. Also comment every line of code.

    Elektrisk Ingeniørarbejde Elektronik Ingeniørarbejde Microcontroller Verilog / VHDL
    €47 / hr (Avg Bid)
    €47 / hr Gns Bud
    1 bud
    Byd nu
    you must have ( BCU1525 device) for FPGA Bitstream development task Udløbet left

    Please read all the details first. and I will create 45% milestone before we start and when its done this task 100% I will create other 60% milestone and released both. I always paid the coder. check my review. ( Dont bid if you are not agree my terms) Hello /////////////////////////////////// ///////////////////////////////// ///////////////////////////// Looking for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you suggest starting wit...

    Elektrisk Ingeniørarbejde Elektronik FPGA Microcontroller Verilog / VHDL
    €839 - €839
    €839 - €839
    0 bud
    Byd nu
    Project of BCU1525 for FPGA Bitstream development task Udløbet left

    Please read all the details first. and I will create 40% milestone before we start and when its done this task 100% I will create other 60% milestone and released both. I always paid the coder. check my review. ( Dont bid if you are not agree my terms) Hello /////////////////////////////////// ///////////////////////////////// ///////////////////////////// Looking for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you suggest starting wit...

    Elektrisk Ingeniørarbejde Elektronik FPGA Microcontroller Verilog / VHDL
    €853 - €860
    €853 - €860
    0 bud
    Byd nu
    Project of BCU1525 for FPGA Bitstream development Udløbet left

    Please read all the details first. and I will create 40% milestone before we start and when its done this task 100% I will create other 60% milestone and released both. I always paid the coder. check my review. ( Dont bid if you are not agree my terms) Hello /////////////////////////////////// ///////////////////////////////// ///////////////////////////// Looking for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you suggest starting wit...

    Elektrisk Ingeniørarbejde Elektronik FPGA Microcontroller Verilog / VHDL
    €839 - €840
    €839 - €840
    0 bud
    Byd nu
    BCU1525 for FPGA Bitstream development work Udløbet left

    Please read all the details first. and I will create 40% milestone before we start and when its done this task 100% I will create other 60% milestone and released both. I always paid the coder. check my review. ( Dont bid if you are not agree my terms) Hello /////////////////////////////////// ///////////////////////////////// ///////////////////////////// Looking for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you suggest starting wit...

    Elektrisk Ingeniørarbejde Elektronik FPGA Microcontroller Verilog / VHDL
    €839 - €839
    €839 - €839
    0 bud
    Byd nu
    Project for Ahmed M. -- 18/12/26 18:10:58 Udløbet left

    Initial Milestone : Write VHDL code for frequency comparison on threshold base after the FFT_64 block in my code, the threshold will be defined by user through VIO or uart. The results should be verif on ILA

    Arduino Digital Design Elektronik FPGA LabVIEW
    €164 (Avg Bid)
    €164 Gns Bud
    1 bud
    Byd nu
    BCU1525 for FPGA Bitstream development .,., Udløbet left

    Please read all the details first. and I will create 40% milestone before we start and when its done this task 100% I will create other 60% milestone and released both. I always paid the coder. check my review. ( Dont bid if you are not agree my terms) Hello /////////////////////////////////// ///////////////////////////////// ///////////////////////////// Looking for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you suggest starting wit...

    Elektrisk Ingeniørarbejde Elektronik FPGA Microcontroller Verilog / VHDL
    €816 (Avg Bid)
    €816 Gns Bud
    2 bud
    Byd nu
    BCU1525 for FPGA Bitstream development Udløbet left

    Please read all the details first. and I will create 40% milestone before we start and when its done this task 100% I will create other 60% milestone and released both. I always paid the coder. check my review. ( Dont bid if you are not agree my terms) Hello /////////////////////////////////// ///////////////////////////////// ///////////////////////////// Looking for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you suggest starting wit...

    Elektrisk Ingeniørarbejde Elektronik FPGA Microcontroller Verilog / VHDL
    €700 - €839
    €700 - €839
    0 bud
    Byd nu
    Privat projekt eller konkurrence #18415312 Udløbet left

    Vær venlig at Tilmelde dig eller Log ind for at se detaljer.

    Elektrisk Ingeniørarbejde Elektronik FPGA Microcontroller Verilog / VHDL
    Forseglet
    Byd nu
    Project for Ahmed M. Udløbet left

    Hi Ahmed M., I noticed your profile and would like to offer you my project. We can discuss any details over chat. I'm a friend of Alessandro that contact you for a mini project of VHDL

    Elektrisk Ingeniørarbejde Elektronik Ingeniørarbejde Microcontroller Verilog / VHDL
    €48 (Avg Bid)
    €48 Gns Bud
    1 bud
    Byd nu
    Vhdl UART communication code Udløbet left

    Hello That I want is a basic uart communication with fifo buffer I have a small code ready At last I want a small call for explain

    Elektrisk Ingeniørarbejde Elektronik FPGA Microcontroller Verilog / VHDL
    €55 (Avg Bid)
    €55 Gns Bud
    3 bud
    Byd nu
    reviewing a code Udløbet left

    hi all how are you? this is a verilog question whats output base on testbench? the codes are in txt file

    Digital Design Elektrisk Ingeniørarbejde Elektronik Verilog / VHDL
    €49 (Avg Bid)
    €49 Gns Bud
    1 bud
    Byd nu
    LUT optimization of FFT Udløbet left

    Need to implement 16 point FFT in Verilog (Xillinx) , and use memory based LUT optimization , using the research paper attached to optimize the 16 point FFT, and compare the Area and Timing of both the optimized and un-optimized implementation. Will need a small write-up comparing both the results , complete source code of both the implementations.

    FPGA Verilog / VHDL Very-large-scale integration (VLSI)
    €126 (Avg Bid)
    €126 Gns Bud
    6 bud
    Byd nu
    SPI Master Udløbet left

    I want SPI master in VHDL for writing and reading from flash IS25WP032

    Montage C programmering Ingeniørarbejde Microcontroller Verilog / VHDL
    €181 (Avg Bid)
    €181 Gns Bud
    11 bud
    Byd nu
    Verilog Expert Udløbet left

    I need urgent work requires Verilog expertise. It also includes a short report. More details on chat.

    Elektrisk Ingeniørarbejde Elektronik Ingeniørarbejde FPGA Verilog / VHDL
    €53 (Avg Bid)
    €53 Gns Bud
    18 bud
    Byd nu
    Design 4 bit Adder in Verilog Udløbet left

    I need to design a 4 bit adder in verilog. I will provide more details in the chat.

    Verilog / VHDL
    €33 (Avg Bid)
    €33 Gns Bud
    5 bud
    Byd nu
    VHDL FPGA Project Udløbet left

    ...focuses on the use of VHDL language to describe a simple design and to verify its correct operation through test benches and simulations. The implementation on a specific FPGA has to allow also to obtain additional information of consumption, frequency of operation, etc. In short, it is a matter of following a design process as close to the real as possible, but in a controlled environment with a simple design. Requirements • To know the general characteristics and tools involved in the design process of a specific application integrated circuit (ASIC), specifically a FPGA. • Know how to implement logical functions in programmable logical devices using description languages of Hardware, in particular, VHDL. • Know how to design on FPGA...

    Elektrisk Ingeniørarbejde Elektronik FPGA Microcontroller Verilog / VHDL
    €744 (Avg Bid)
    €744 Gns Bud
    5 bud
    Byd nu
    Vhdl project Udløbet left

    It is a cluster related vhdl project.

    C programmering Elektrisk Ingeniørarbejde Ingeniørarbejde FPGA Verilog / VHDL
    €297 (Avg Bid)
    €297 Gns Bud
    9 bud
    Byd nu
    Viser 1951 til 2000 af 2,000 emner
    Resultater pr. side