Filtrér

Mine seneste søgninger
Filtrer ved:
Budget
til
til
til
Slags
Evner
Sprog
    Job-status
    2,772 vhdl and verilog jobs fundet, i prisklassen EUR
    Verilog project FSM Udløbet left

    Verilog project FSM Verilog project FSM Verilog project FSM

    €10 / hr (Avg Bid)
    €10 / hr Gns Bud
    1 bud

    Hi Loi L., I noticed your profile and would like to offer you my project. =================== The details : - my profile : fpga hobbyist newbie / singapore / currently working in a non-technology industry - hardware : - board : DE10-Lite MAX10 10M50DAF484C7G - monitor : HP Compaq LA2205wg, VGA mode 1680x1050-60Hz - OS : Linux distro (Linux

    €43 / hr (Avg Bid)
    €43 / hr Gns Bud
    1 bud

    i have attached the document below. And i need this on 21st of october.

    €104 (Avg Bid)
    €104 Gns Bud
    7 bud

    ...have to be ported to VHDL and be integrated before programming the Xilinx V6 FPGA on the transmitter. Complete hardware and many of the software blocks in VHDL are already built by our team. The requirement is urgent. Entire work to be completed in 2 - 3 weeks. Any freelancer with experience in integrating system level codes in VHDL, basics of digital

    €748 (Avg Bid)
    Lokal
    €748 Gns Bud
    7 bud

    Need an expert in xilinx vivado Projects are based on digital systems on topics such as Multiplexers Flip flops registers Counters Clock dividers Please c...in xilinx vivado Projects are based on digital systems on topics such as Multiplexers Flip flops registers Counters Clock dividers Please contact for project instructions and further details

    €116 (Avg Bid)
    €116 Gns Bud
    9 bud

    Snake Game : 1.) Should run on Altera DE2 Board or on basy3 . 2.) Should Support VGA. 3.)Needed in a 3 days. skills:- verilog software:vivado i need this project in verilog and not in VHDL

    €68 (Avg Bid)
    €68 Gns Bud
    5 bud
    Task on verilog 3 bit ALU 1 dag left
    VERIFICERET

    Task on verilog 3 bit ALU Deadline 1 day Amount USD 40

    €49 (Avg Bid)
    €49 Gns Bud
    21 bud

    Need a small task on 3 bit ALU using verilog. Deadline 18 hours amount usd 30 .

    €24 (Avg Bid)
    €24 Gns Bud
    3 bud
    Distance using FPGA Udløbet left

    ...The project is to create a distance measuring program using verilog. I will be using Basys 3 ( FPGA) and an Ultrasonic sensor ( HC-SR04). The idea is to measure the gap between two vehicles. The sensor will be placed in the front of a toy car and used to measure the gap instantaneously and also save that data for later use ( average, mean,... etc).

    €101 (Avg Bid)
    €101 Gns Bud
    21 bud

    I would like to discuss with freelancers having strong expertise in programming languages like VHDL, Verilog, Matlab, embedded C Please reach out to me. Engineering B.Tech. is must

    €14 / hr (Avg Bid)
    €14 / hr Gns Bud
    30 bud

    I have project ready already just need some help!

    €168 (Avg Bid)
    €168 Gns Bud
    9 bud

    Hi guys, I've done a simple design to test the SRAM of Digilent Cmod A7 F...board. This is how it works: Using a terminal through UART, I send the input data and address to the SRAM. Then I send address where to read, and I get back the data previously written. Everything works OK except the controller. I need someone to review my design and fix it.

    €16 (Avg Bid)
    €16 Gns Bud
    6 bud

    Any encryption code (AES/RSA) written in VHDL/Verilog in Quartus II for fpga board stratix IV. Please contact for more details.

    €29 (Avg Bid)
    €29 Gns Bud
    3 bud

    risc processor design and test, more detail I will provide on chat

    €92 (Avg Bid)
    €92 Gns Bud
    16 bud

    Create a custom SPI master controller with single, dual, and QUAD operation modes in VHDL for a MAX V CPLD.

    €339 (Avg Bid)
    €339 Gns Bud
    9 bud

    we need a technical content writer who knows the system Verilog, OVM and UVM.

    €121 (Avg Bid)
    €121 Gns Bud
    7 bud

    This is pavan. I am from the VLSI industry. I need a technical writer to explain 3 subjects(digital electronics, Verilog, and VHDL).

    €105 (Avg Bid)
    €105 Gns Bud
    17 bud

    We are looking for C++ programmer with experience in building GUI using QT. Preferable EDA/ Verilog Experience with background in Electrical Engineering

    €434 (Avg Bid)
    €434 Gns Bud
    15 bud

    Please refer the attached document. This is the base paper o...paper of my project. I want to do my project on 64 bit square root carry select adder. I request you to help me with the coding in Verilog using Xilinx in gate level or switch level modelling. Can you please share the cost and the time line for the code. I will need it as soon as possible.

    €37 (Avg Bid)
    €37 Gns Bud
    13 bud

    ...engineer Part Time in Bangalore Looking for expert FPGA Design engineer with RTL Design [Verilog] Proven track record of designing, developing, prototyping, and testing high speed FPGA designs Experience in Verilog programming & experience with Xilinx devices and development tools Design Simulation experience [Modelsim] Candidate should be familiar

    €153 (Avg Bid)
    €153 Gns Bud
    12 bud

    ...engineer Part Time in Bangalore Looking for expert FPGA Design engineer with RTL Design [Verilog] Proven track record of designing, developing, prototyping, and testing high speed FPGA designs Experience in Verilog programming & experience with Xilinx devices and development tools Design Simulation experience [Modelsim] Candidate should be familiar

    €130 (Avg Bid)
    €130 Gns Bud
    4 bud

    The aim of the project is to design a BIST controller to insert and detect the faults (defect) like Read disturbance, Erase disturbance, Program disturbance, SAF, TF, ADF, CFs, TF, NPSF, Retention fault in FLASH memory by using BIST algorithm like March algorithm using verilog or VHDL in Xilinx or Modelsim. Need Simulation waveforms for the same.

    €359 (Avg Bid)
    €359 Gns Bud
    2 bud
    Vhdl LCD finctional Udløbet left

    In ready projekt on vhdl (tic tac toe game) I need to add state od the gamę on LCD [log ind for at se URL]

    €28 (Avg Bid)
    €28 Gns Bud
    5 bud
    DSP48E1 help Udløbet left

    Hi! I need some help with DSP48E1 verilog instantiation.

    €3 / hr (Avg Bid)
    €3 / hr Gns Bud
    5 bud

    I need to write a VHDL code for transfer data from 2 zedboard using ethernet without using a zynq-processor

    €180 (Avg Bid)
    €180 Gns Bud
    12 bud
    I want clients Udløbet left

    I need some help with selling my services. I am verilog/ matlab coder and I need customers . you find me a client , I write his/her code and you get paid %30 of the project budget

    €16 (Avg Bid)
    €16 Gns Bud
    2 bud

    I have a short project to do for an Altera 5M160Z CPLD (160 LE). This board has a 16-bit bus from a MCU and 8 control lines and output to a 10-pin port. What I need is a VHDL project (Quartus) that will implement a custom full duplex parallel to serial design. Development using simulation is fine.

    €16 / hr (Avg Bid)
    €16 / hr Gns Bud
    10 bud

    I need to implement the project using fully parallel interleaver and QPP interleaver in FPGA platform. the language used for coding is Verilog and it is synthesized in Xilinx.

    €132 (Avg Bid)
    €132 Gns Bud
    7 bud

    add memory protection into the operating system, This project needs both hardware and software knowledge, you will be creating / implementing OS functions on the PicoBlaze, programming in assembler. You may also need to modify the hardware using VHDL.

    €451 (Avg Bid)
    €451 Gns Bud
    10 bud

    Hello gu...September. Description In C language, i will need embedded a median filter that I need to pass after a FPGA microblaze with image data (128x128) (with and without cache memory). I would like comments on the code and the new resulting image as deliverables. I attach the image table in the files section. Thank you a lot for your bidding :)

    €96 (Avg Bid)
    €96 Gns Bud
    1 bud

    ...after a FPGA microblaze with image data (128x128) (with and without cache memory). I would comments on the code and the resulting image as deliverables. 2) I need just a divider in vhdl language to pass through and confirm with numbers that it works. Again comments on the code please. P.S.: 8 by 8 vhdl integer divider I attach the image table in the files

    €22 (Avg Bid)
    €22 Gns Bud
    2 bud

    écrire un code vhdl , pour DE0 nano , permettant de lire la température a partir d'une entrée analogique avec un LM19 et en sortie il faut emmètre des son avec un buzzer ( différent fréquence en fonction de la température )

    €31 (Avg Bid)
    €31 Gns Bud
    2 bud

    Hello guys ...1) in C language, i will need embedded a median filter that I need to pass after a FPGA microblaze with image data (128x128) (with and without cache memory) 2) I need just a divider in vhdl language to pass through and confirm with numbers that it works I attach the image table in the files section. Thank you a lot for your bidding :)

    €24 (Avg Bid)
    €24 Gns Bud
    3 bud

    I need help with the structural in Xilinx. I will give you full details. Regards

    €21 (Avg Bid)
    €21 Gns Bud
    23 bud

    ...should be expert in following fields Arduino Matlab Raspberry Pi FPGA Verilog/VHDL Python PCB Design (Eagle/Altium) Solidworks AutoCAD if you are expert in any of above mentioned fields then you can place a bid. We will prefer fresh Freelancers but having Good experience and great expertise in their specified field. *****************European Freelancers

    €33 (Avg Bid)
    €33 Gns Bud
    111 bud

    Hi, my name is Paride, nice to meet you. i have got your conctact from Alessandro, a classmate. I am working on a easy Vhdl project, i already wrote all the code, the simolulation is working, but i need your help for two fast tasks: • I need to assign the pins on my FPGA, i can't find the correct pin of 2 serial signals. • i need you to check if the

    €50 (Avg Bid)
    €50 Gns Bud
    1 bud
    verilog project Udløbet left

    verilog coding using putty or terminal. if you are interested i will give more information.

    €117 (Avg Bid)
    €117 Gns Bud
    27 bud
    System verilog Udløbet left

    I want help with system Verilog coding. I have a working code that I want revised a bit.

    €84 (Avg Bid)
    €84 Gns Bud
    8 bud

    Implement an AD2949 IC input block and some more

    €460 (Avg Bid)
    €460 Gns Bud
    11 bud
    verilog project Udløbet left

    mtech Verilog project

    €18 (Avg Bid)
    €18 Gns Bud
    19 bud

    looking for someone who can convert Open CL algorithm into FPGA Verilog project

    €156 (Avg Bid)
    €156 Gns Bud
    7 bud

    Only experienced developer in FPGA mining and OpenCL GPU mining. I am looking for a freelancer who can convert Open CL algorithm into FPGA Verilog project.

    €2455 (Avg Bid)
    €2455 Gns Bud
    15 bud

    my company is going to build a website for the asic verification. we need a technical content writer who knows the Verilog, system Verilog,uvm and ovm industry subjects.

    €90 (Avg Bid)
    €90 Gns Bud
    12 bud

    I want a content writer who knows digital design or digital electronics and vhdl subjects very well.

    €72 (Avg Bid)
    €72 Gns Bud
    21 bud

    implement Hough transform algorithm with FPGA with verilog in ISE input = 8*8 binary image

    €88 (Avg Bid)
    €88 Gns Bud
    2 bud

    ...need consulting and code-writing for my FPGA board: [log ind for at se URL] I have 6 PDM mics I got from Adafruit: [log ind for at se URL] I want to do synchronized-recording of the audio from the mics into FPGA-board, and stream this recording

    €17 / hr (Avg Bid)
    €17 / hr Gns Bud
    9 bud
    verilog assignment Udløbet left

    Hello, i need help with an assignment for verilog. Specifically I need to continue with an RISC-V ALU that I am required to make. Then after I am done with the executions, I need to make a Fetch, Decode and Writeback code. We can talk so I can explain more of the files given to us and for any questions. Some is the work that I have done so far. I am

    €114 (Avg Bid)
    €114 Gns Bud
    12 bud
    PRESENT-80 Udløbet left

    Hi there! I'm based in Ahmedabad, India. This ...PRESENT-80). The code has already been developed and I'm getting the proper results as well. But I want to build a clock based design so that I can perform power analysis on it. Need the code properly working in two days. I looking for a Clock based implementation on existing design Language used : VHDL

    €48 (Avg Bid)
    €48 Gns Bud
    4 bud

    Hi there! I'm based in Hyderabad, India. This pr...between 342 to 355. The code has already been developed and I'm getting the proper results as well. But I want to build a clock based design so that I can perform power analysis on it. Need the code properly working in two days. Note: Clock based implementation on existing design Language used : VHDL

    €26 (Avg Bid)
    €26 Gns Bud
    2 bud

    Requirements: - Proficient in Verilog/VDHL and C/C++ - Experienced with Xilinx Vivado - Experienced in debugging on ILA/JTAG Preferred Qualifications: - Familiar with AXI interface - Familiar with wireless communication system VLNComm has several current working FPGA projects and one incomplete FPGA project in development on the topic of visible

    €3848 (Avg Bid)
    €3848 Gns Bud
    27 bud