Filtrér

Mine seneste søgninger
Filtrer ved:
Budget
til
til
til
Slags
Evner
Sprog
    Job-status
    2,857 vhdl and verilog jobs fundet, i prisklassen EUR
    Verilog project FSM Udløbet left

    Verilog project FSM Verilog project FSM Verilog project FSM

    €10 / hr (Avg Bid)
    €10 / hr Gns Bud
    1 bud

    I need to generate a code from C++ to VHDL Using GPU.

    €201 (Avg Bid)
    €201 Gns Bud
    3 bud

    I need to design a 4 bit adder in verilog. I will provide more details in the chat.

    €31 (Avg Bid)
    €31 Gns Bud
    6 bud
    VHDL FPGA Project 6 dage left
    VERIFICERET

    This Project focuses on the use of VHDL language to describe a simple design and to verify its correct operation through test benches and simulations. The implementation on a specific FPGA has to allow also to obtain additional information of consumption, frequency of operation, etc. In short, it is a matter of following a design process as close to

    €136 (Avg Bid)
    €136 Gns Bud
    4 bud
    Vhdl project 5 dage left

    It is a cluster related vhdl project.

    €250 (Avg Bid)
    €250 Gns Bud
    12 bud

    Objective is to develop one VLSI Architecture and Verilog code for Algorithm-1(2D-SRNCP) [1] with Derivative variance correlation map for given two 256*256 synthesized & one SAR real time image. Implementation should be done in Matlab@Simulink and Xilinx@ System Generator environment. Implement above algorithm on FPGA Board & GPU. Simulation results

    €123 (Avg Bid)
    €123 Gns Bud
    2 bud

    VHDL implemented in altera de2 board

    €309 (Avg Bid)
    €309 Gns Bud
    5 bud

    Our group wants to implement a game using altera de2 cyclone ii board. Please see the attached file for the details of the game to be implemented.

    €69 (Avg Bid)
    €69 Gns Bud
    3 bud

    A very simple processor is designed, need to write vhdl codes(few components already written) for it and implement the microprogrammed Control unit.

    €21 (Avg Bid)
    €21 Gns Bud
    6 bud

    The parking system has 4 levels, level 1 for admins and disabled, level 2 for staff and disabled, level 3 for visitors and disabled, level 4 for visitors.. we two gates in each level (the gate is a pair of IR sensor) , one gate for entrance and the other for exit.. moreover we have camera and monitor near the entrance gate of level 1 , the camera detects

    €78 (Avg Bid)
    €78 Gns Bud
    5 bud
    €23 Gns Bud
    4 bud

    Verilog simulation of two action-reaction processes

    €26 (Avg Bid)
    €26 Gns Bud
    6 bud

    The parking system has 4 levels, level 1 for admins and disabled, level 2 for staff and disabled, level 3 for visitors and disabled, level 4 for visitors.. we two gates in each level (the gate is a pair of IR sensor) , one gate for entrance and the other for exit.. moreover we have camera and monitor near the entrance gate of level 1 , the camera detects

    €157 (Avg Bid)
    €157 Gns Bud
    7 bud
    €9 Gns Bud
    1 bud

    Vhdl is needed

    €24 (Avg Bid)
    €24 Gns Bud
    6 bud

    ... The parking system has 4 levels, level 1 for admins and disabled, level 2 for staff and disabled, level 3 for visitors and disabled, level 4 for visitors.. we two gates in each level (the gate is a pair of IR sensor) , one gate for entrance and the other for exit.. moreover we have camera and monitor near the entrance gate of level 1 , the camera

    €677 (Avg Bid)
    €677 Gns Bud
    3 bud

    Need help program FPGA with Artix-7 using Verliog.

    €111 (Avg Bid)
    €111 Gns Bud
    5 bud

    VHDL, LTE,WiMAX,Bluetooth,RF,FPGA

    €18 / hr (Avg Bid)
    €18 / hr Gns Bud
    3 bud

    I would like a VHDL code that reads 3 txt file and produces 3 txt file. The inputs text files produced by Matlab in binary. please see the attachment for the code I attempted to do but it not working, and text​ input files.

    €63 (Avg Bid)
    €63 Gns Bud
    12 bud

    ...instructions and 16 bit data, to be implemented using VHDL. In case of any doubts kindly contact to clarify requirements before making offers. Expectations: - seeking sincere and diligent freelancers. - good understanding and practical experience with digital design using VHDL. - use of Vivado Design Suite (Webpack 2017.4) - aligned and meaningfully

    €263 (Avg Bid)
    €263 Gns Bud
    12 bud

    Hey, I need help with Verilog / Vivado FPGA project. I'll send you details.

    €155 (Avg Bid)
    €155 Gns Bud
    1 bud

    Implement the Zen Protocol in the FPGA and update the Mining App

    €1079 (Avg Bid)
    €1079 Gns Bud
    3 bud

    ...structural Verilog on Altera Quartus II tool to implement a 32-bit R-type MIPS. Only structural Verilog is allowed, dataflow and behavioral Verilog is not allowed except for the register module. This means you cannot use assign, ifelse, always, ?: and etc. Use hierarchy in your project. For instance, you can design a Register module and use it as an

    €24 (Avg Bid)
    €24 Gns Bud
    2 bud

    using VHDL: It’s a simple game of ping pong but only one line using the LED lights. the light will go backward and forward, the player needs to click on control at the edge of last two LED to flip the direction of the LED lights, it will start slow and it will speed up as you play, and the seven segment display will display how many time you hit the

    €12 / hr (Avg Bid)
    €12 / hr Gns Bud
    2 bud

    questions on Hardware Design Language and Programmable Logic Regarding Verilog or System Verilog questions. - Writing a function / typdef struct /identifing the types of errors, ... - (pulse width modulation, frequency dividers, counters, sorting, generating a sequence like a Fibonacci sequence, finite state machine, test benches, math functions

    €22 (Avg Bid)
    €22 Gns Bud
    6 bud

    Make a serial interface system using Verilog

    €42 (Avg Bid)
    €42 Gns Bud
    4 bud

    Proyecto enfocado al diseño VHDL sobre FPGAS. Desarrollo de código y de bancos de pruebas, verificación del funcionamiento y resolución de algunas cuestiones. Tiene que estar terminado para el día 17 de diciembre. Se adjunta toda la descripción de lo que hay que hacer, así como unas plantillas para las soluciones y algunos bancos de pruebas...

    €28 (Avg Bid)
    €28 Gns Bud
    1 bud

    Use a Verilog and Do exactly what is on the paper and hand me a report with codes, synthesized diagrams, and a description comparing the different state assignments

    €21 (Avg Bid)
    €21 Gns Bud
    7 bud
    VHDL questions Udløbet left

    I have some VHDL questions which I nedd to be solved .

    €16 (Avg Bid)
    €16 Gns Bud
    5 bud

    Its a small assignment. If you are an expert and have worked on it before. text me

    €114 (Avg Bid)
    €114 Gns Bud
    9 bud

    ...structural Verilog on Altera Quartus II tool to implement a 32-bit R-type MIPS. Only structural Verilog is allowed, dataflow and behavioral Verilog is not allowed except for the register module. This means you cannot use assign, ifelse, always, ?: and etc. Use hierarchy in your project. For instance, you can design a Register module and use it as an

    €25 (Avg Bid)
    €25 Gns Bud
    5 bud

    ...filter bank Simulink model (just add memory and switch between memory in each cycle and do DFT). * Implement the minimum resource filter bank in VHDL in the simplest possible way. It can be done on HDL designer or Simulink VIVADO Signal Generator. * Create a word file with short explanations how VHDL model works and add guidelines what algorithm was used

    €206 (Avg Bid)
    €206 Gns Bud
    9 bud
    PLL in VHDL Udløbet left

    Add in our Design a PLL for variable clock speed

    €153 (Avg Bid)
    €153 Gns Bud
    12 bud

    The main aim of the project is to design and simulate a Blackjack game model using VHDL and demonstrate it using Alter Cyclone V SoC. The inputs are taken from the player using the switches and push buttons while the output is displayed on the 7-segment display of the FPGA.

    €329 (Avg Bid)
    Fremhævet
    €329 Gns Bud
    3 bud

    ... Design platform: VIVADO 18.2 2. Chip: xcz7020CLG484-1 3. language: Verilog 4. Input is all lvds, fclk is frame clockwise, DCLK is data clock, DDR mode Data receives 16 pairs of ADC data. A pair of LVDS DATA inputs 2 channels of ADC data. FCLK is channel A data when it is high and channel B data when it is low. Output data with 32 channel bit width

    €164 (Avg Bid)
    €164 Gns Bud
    8 bud

    VHDL code for "64-Bit Radix-16 Booth Multiplier Based On Partial Product Array Height Reduction project"

    €170 (Avg Bid)
    €170 Gns Bud
    6 bud

    Build a VHDL code for 8x8 Wallace multiplier

    €134 (Avg Bid)
    €134 Gns Bud
    12 bud

    ... Design platform: VIVADO 18.2 2. Chip: xcz7020CLG484-1 3. language: Verilog 4. Input is all lvds, fclk is frame clockwise, DCLK is data clock, DDR mode Data receives 16 pairs of ADC data. A pair of LVDS DATA inputs 2 channels of ADC data. FCLK is channel A data when it is high and channel B data when it is low. Output data with 32 channel bit width

    €133 (Avg Bid)
    €133 Gns Bud
    6 bud

    Design of a signal generator using verilog hdl. Should be done using Vivado Design Suite . More details in chat.

    €24 (Avg Bid)
    €24 Gns Bud
    6 bud
    €29 Gns Bud
    5 bud

    Transfer the design of 32x32 bit combination Multiplier and an 8-bit Word Serial Multiplier( using Cadence simulation ) to Visio block diagram and make sure that signal and port are matched.

    €31 (Avg Bid)
    €31 Gns Bud
    3 bud

    Need a vhdl expert for Vhdl Code modification. Clock divider and counter design. Code needs to be run on an fpga. Thanks

    €19 (Avg Bid)
    €19 Gns Bud
    12 bud

    we need an alu of 256*8 memory ..for more information message me

    €28 (Avg Bid)
    €28 Gns Bud
    8 bud
    image water marking Udløbet left

    image watermarking baed on dct algorithm in verilog code, need to implement in xilinx board

    €194 (Avg Bid)
    €194 Gns Bud
    4 bud

    Part 1: Dynamic Patterns Using LEDs Requirement In this part, you are required to write a Verilog code that produces at least four different dynamic patterns, that is changing with time with reasonable speed. And those patterns are controlled by switches. Features • Use the most left switches to change the patterns. • Design your own patterns. • Use

    €121 (Avg Bid)
    €121 Gns Bud
    8 bud
    Verilog game Udløbet left

    I have a verilog game. I need a freelancer to change the resolution of the game and add a background.

    €57 (Avg Bid)
    €57 Gns Bud
    2 bud
    D Class Amp Udløbet left

    Design of a D class amp. Digital Input to DAC from FPGA . VHDL files for Digital Input will be provides. Amplification part of the circuit to have a Mosfet setup. DAC and Mosfets have been selected. Full circuit simulation to be done in Tina software.

    €233 (Avg Bid)
    €233 Gns Bud
    11 bud

    Hello, I have developed the full game in verilog, but I need help with a game over screen to pop up with the player loses all of his lives or a win screen with the player has beaten the game. I will provide you with all the code, mifs, rams, and I just need help to implement the win and game over screens.

    €206 (Avg Bid)
    €206 Gns Bud
    3 bud

    I have a Circular iterative CORDIC using Fixed-Point​ Arithmetic. code that I would like to change to Dual Fixed Point code in VHDL/ Vivado

    €35 (Avg Bid)
    €35 Gns Bud
    1 bud