Verilog code fpga lcd displayJobs

Filtrér

Mine seneste søgninger
Filtrer ved:
Budget
til
til
til
Slags
Evner
Sprog
    Job-status
    8,992 verilog code fpga lcd display jobs fundet, i prisklassen EUR
    pcb desigg Udløbet left

    timer concept lcd 3 relay 3 buttons rtc 6 adc (op amp circuit)

    €93 (Avg Bid)
    €93 Gns Bud
    19 bud
    Verilog project FSM Udløbet left

    Verilog project FSM Verilog project FSM Verilog project FSM

    €10 / hr (Avg Bid)
    €10 / hr Gns Bud
    1 bud
    mini project 6 dage left
    VERIFICERET

    I built the circuit attached in the picture. the whole circuit works on python code. the sensor was working BUT the LCD screen has error in the code. all I want is correcting the error in the code to run LCD

    €130 (Avg Bid)
    €130 Gns Bud
    5 bud

    FPGA based VHDL code of control system device, the design should be handwritten, not generating code. The FPGA design must have the std logic data type of the inputs and the outputs and S-Fixed numbers of the entire control design.

    €154 (Avg Bid)
    €154 Gns Bud
    9 bud

    ...presents a simple GUI on laptop screen with 2 buttons , 1 labelled RED and 1 labelled GREEN. If the button labelled RED is pushed, a 2nd LCD screen attached via HDMI port is filled completely RED, if GREEN is pushed the 2nd LCD screen is filled completely GREEN. The GUI only shows on the primary screen and only the 2nd screen is filled solid with colour.

    €109 (Avg Bid)
    €109 Gns Bud
    11 bud

    I have the hash algorithm that already implemented in c++ and opencl. I want to convert these hash code into VHDL or verilog.

    €176 (Avg Bid)
    €176 Gns Bud
    1 bud

    I am currently working on some small project need to implement an image processing on FPGA, which may include patterns detection after red color segmentation and recognizing the detected patterns....the image size is 240x240 which has some patterns covered in red color

    €94 (Avg Bid)
    €94 Gns Bud
    4 bud

    This project need to ...buffer This project is completed after simulating transfer (Buffer content ==> FPGA RAM content) This is the testing project, so that, you can get more projects after completing this. If you have experiences, you can complete within a few days. Deliverables: Verilog & buffer frame communication simulation in Xilinx Vivado

    €332 (Avg Bid)
    €332 Gns Bud
    5 bud

    i would like for you to build an lcd recycling website using wordpress. I have a few example websites that may be of help to speed up the process but keep in mind i want simple and easy also appealing to the eye.

    €150 (Avg Bid)
    €150 Gns Bud
    61 bud

    CUPBOARD AND LCD PENAL COFFRY.

    €602 (Avg Bid)
    €602 Gns Bud
    39 bud

    ...micro-controller, it is stored into SD Memory Card and also do signal processing to the audio (like increasing the pitch or speed of the audio). Stored audio will be shown on a LCD panel for user to choose from using push button and play it. Lastly audio will pass through a Digital to Analog Converter and play it from a microphone. Hence my coding must

    €160 (Avg Bid)
    €160 Gns Bud
    7 bud

    The project goal is the implementation of a Verilog module to interface a high-speed ADC (250MSps) using DDR. The IO/delay shall be dynamically adjusted after reset thru a test pattern match using a test mode of the ADC. As part of the project a simulation test bench needs to be set-up to verify proper function of the interface.

    €1145 (Avg Bid)
    €1145 Gns Bud
    15 bud

    I have a de1-soc fpga board ([log ind for at se URL]) for the detail. currently i have difficulty id generating code for image processing for my image. I have a completed matlab code that include the image and filtering kernel. I need the code to run into my fpga board.

    €31 (Avg Bid)
    €31 Gns Bud
    1 bud
    3D Model required for Product 3 dage left
    VERIFICERET

    I require someone to help create a 3D model for the below. As you can see the screen has a LCD screen, with a dispenser at the bottom of the unit.

    €14 / hr (Avg Bid)
    €14 / hr Gns Bud
    57 bud

    Hi olegkaravaev84, I noticed your profile and would like to offer you my SystemVerilog/Verilog FP{GA project. We can discuss any details over chat.

    €397 / hr (Avg Bid)
    €397 / hr Gns Bud
    1 bud

    We're looking for someone with experience is sending data from an FPGA to a PC via a FT601 chip (made by FTDI) and saving the data to a binary file on the PC side.

    €35 / hr (Avg Bid)
    €35 / hr Gns Bud
    8 bud

    an expert on FPGA and Verilog should bid only...

    €137 (Avg Bid)
    €137 Gns Bud
    13 bud
    Verilog Design 1 dag left

    I have one architecture, needs the RTL verilog code for the design to be made and followed by placement and routing to derive the power.

    €122 (Avg Bid)
    €122 Gns Bud
    10 bud

    1. Vivado HLS fixed code optimization 2. Introduction of parallelism and pipeling 3. c-simulation, synthesis and RTL-C cosim verification 4. IP generation in Vivado HLS 5. Intergration of IP generated in HLS in Verilog code

    €159 (Avg Bid)
    €159 Gns Bud
    1 bud

    We would like to show photo based advertisements on a LCD display indoor. -LCD display size must be minimum 11 inch and HD resolution -Photos must can be downloaded automatically over an internet server(http) -Display must connect photo server over wifi connection, no need any vga hdmi or usb port(There will be wifi modems at same room) -Power must

    €9 - €26
    €9 - €26
    0 bud
    wordpress signage 1 dag left
    VERIFICERET

    ...website for a company so that they can give the latest information inside the company’s different locations. The company is today in 9 different cities. This is to be showed on an LCD monitor located in the office (reception, food court, other) for visitors and workers to be able to see what is happening in the Company. We will need to be able to fetch information

    €446 (Avg Bid)
    €446 Gns Bud
    66 bud

    FPGA based VHDL code of control system device, the design should be handwritten, not generating code. The FPGA design must have the std logic data type of the inputs and the outputs and S-Fixed numbers of the entire control design

    €102 (Avg Bid)
    €102 Gns Bud
    6 bud

    FPGA based VHDL code of control system device, the design should be handwritten, not generating code. The FPGA design must have the std logic data type of the inputs and the outputs and S-Fixed numbers of the entire control design.

    €146 (Avg Bid)
    €146 Gns Bud
    7 bud
    Audio Recorder that can do playback 8 timer left
    VERIFICERET

    ...micro-controller, it is stored into SD Memory Card and also do signal processing to the audio (like increasing the pitch or speed of the audio). Stored audio will be shown on a LCD panel for user to choose from using push button and play it. Lastly audio will pass through a Digital to Analog Converter and play it from a microphone. Hence my coding must

    €360 (Avg Bid)
    €360 Gns Bud
    13 bud
    Voice recorder and Playback device 8 timer left
    VERIFICERET

    ...micro-controller, it is stored into SD Memory Card and also do signal processing to the audio (like increasing the pitch or speed of the audio). Stored audio will be shown on a LCD panel for user to choose from using push button and play it. Lastly audio will pass through a Digital to Analog Converter and play it from a microphone. Hence my coding must

    €392 (Avg Bid)
    €392 Gns Bud
    5 bud

    Hi, I am making wheel chair comfort using STM32L432KC micro controller. Components are heating pad, cooling fan, keypad 4x4, LCD, temperature sensor etc. Actually i need code to finish this project. Everything should be control from keypad. Thankyou

    €141 (Avg Bid)
    €141 Gns Bud
    8 bud

    I am looking for someone with experience in Software / Firmware . Looking to be able to place mini LCD screen to an item (e.g a cup) then the screen can receive command from an app to display images play small videos , sensor and a speaker to play mp3,. trying to work on the Concept Exploration. This is a personal project so hoping

    €19 / hr (Avg Bid)
    €19 / hr Gns Bud
    15 bud

    Using Altera DE1-SoC FPGA board, I want you to write a code which can do FFT of the provided signal using Quartus II and Modelsim.

    €320 (Avg Bid)
    €320 Gns Bud
    8 bud

    ...JOB: _________ Create professional software on microcontroller to create a flexible money change machine using the 3 different devices with LCD screen for the enduser. Flexible with configuration file and LCD screen. (also used to program the system) Create the pcb to connect the devices. (multiple hoppers, notereader, coinacceptor) Send all transactions

    €903 (Avg Bid)
    €903 Gns Bud
    12 bud

    ...(c-9896) to drew the black white picture on paper First, get the picture and manipulate it to make black and white Second, convert the picture to hex decimal and upload it to fpga ( nexys 4 ddr) using matlab Third, control the robot arm to get the pen and drew the picture. the expectation of the project is to have the following: - the required codes

    €2037 (Avg Bid)
    €2037 Gns Bud
    10 bud
    Shoppinglista (LCD) Udløbet left

    ...ett år tillbaka har jag börjat skissa på en ny produkt, en produkt jag behöver hjälp med att: - välja rätt hårdvara/leverantör/tillverkare - programmera (fysiska produkten/LCD-plattan samt tillhörande APP) utifrån specifika egenskaper - formge slutprodukten Steg ett handlar om att ta fram en väl fungerande prototyp f&...

    €1949 (Avg Bid)
    €1949 Gns Bud
    14 bud

    You will be working a...will be lamination of LCDs to touch display for the phone industry. The machine we require is a alignment machine. Now CCD is too expensive, so we use a series of lasers and sensors to determine the angle and position of the LCD. After that we need to place one on top of eachother. Then take l The machine the LCD to lamination.

    €184 (Avg Bid)
    €184 Gns Bud
    7 bud

    The brightness measurement with help of PMODALS sensor ([log ind for at se URL] ) should be realized. For this purpose, the Basys 3 FPGA board should be used. Furthermore, an 8051 microcontroller IP core([log ind for at se URL]) is to be used, which takes over the control. The

    €197 (Avg Bid)
    €197 Gns Bud
    6 bud

    I have an ATmega microntroller (same as uno) reading a voltage divider connected to a 9v battery. I want to send that data to ...(same as uno) reading a voltage divider connected to a 9v battery. I want to send that data to another ATmega microcontroller using esp8266-01 and have it displayed to a 16x2 lcd. I have designed circuit schematics already

    €120 (Avg Bid)
    €120 Gns Bud
    42 bud
    Project for Jin C. Udløbet left

    Hi Jin, I noticed your work on VHDL/FPGA related projects from your bio. I was wondering if you would like to work on a small project that is based on a FIFO implementation of a FM radio in VHDL. A C++ version of the code is already written, as well as a FIFO and Divider helper files in VHDL. We can discuss any details over chat.

    €141 (Avg Bid)
    €141 Gns Bud
    1 bud

    Hi Ahmed, I noticed your work on VHDL/FPGA related projects from your bio. I was wondering if you would like to work on a small project that is based on a FIFO implementation of a FM radio in VHDL. A C++ version of the code is already written, as well as a FIFO and Divider helper files in VHDL. We can discuss any details over chat.

    €176 (Avg Bid)
    €176 Gns Bud
    1 bud

    Hi Ahmed, I noticed your work on VHDL/FPGA related projects from your bio. I was wondering if you would like to work on a small project that is based on a FIFO implementation of a FM radio in VHDL. A C++ version of the code is already written, as well as a FIFO and Divider helper files in VHDL. We can discuss any details over chat.

    €141 (Avg Bid)
    €141 Gns Bud
    1 bud

    Project target is to have a FPGA to communicate with two I2S codecs and to provide a SPI slave connection conveying the I2S data to and from a local MCU. Testing scripts and test timings for the Altera Quartus environment are required. For the proper testing of the project deliverables, test scripts and test timings need to be created and relevant

    €300 (Avg Bid)
    €300 Gns Bud
    6 bud

    This is a long term project to teach and train a software engineer about advanced Electronics, PCB design and FPGA programming. This needs between 3 and 5 hours of face to face (online video conferencing) each week and excellent communication in English. So the payments are weekly as we have the online conferecing calls. The details of what will be

    €38 / hr (Avg Bid)
    €38 / hr Gns Bud
    5 bud
    Trophy icon Engineer consultant Business Card 3 dage left

    I need a p...firmware, fpga, power electronics ) I would like to have a list of skills that I have on the business card, they are: Power Electronics, Hardware Design, Firmware, Digital Control, Altium, STM32, Batteries In the contact area, instead of website logo I would like to have the linkedIn icon On the back I want to have my linkedIn QR code.

    €40 (Avg Bid)
    Garanteret
    €40
    382 indlæg

    I need a single page creating with a table displaying the contents of the a MySQL table. The table shou...directly into an existing website with headers etc at [log ind for at se URL] The page structure will be , logo at the top, paragraph, table, another paragraph Please design the code so that I can copy and paste it into my existing website structure.

    €20 (Avg Bid)
    €20 Gns Bud
    40 bud

    I need a 3D model of a 7 segment display that has 7 servo motors each attached to one segment. So when a servo rotates, the segment also rotates. I have all the code needed for the servo motors.

    €74 (Avg Bid)
    €74 Gns Bud
    4 bud

    I want to implement YoloV2/V3 custom object detection on FPGA. I have my trained yolo custom object detection files(.cfg and .weights) using darknet and now i want to implement yolo using this files on Xilinx FPGA. I am using ZCU102 and PYNQ evaluation boards with me.

    €670 (Avg Bid)
    €670 Gns Bud
    13 bud
    FPGA IP Development Udløbet left

    I need some IPs(PHY/MAC...) for digital communication systems.

    €1083 (Avg Bid)
    €1083 Gns Bud
    17 bud
    I Need Programmer Udløbet left

    I Need Programmer For FPGA Board & Software Development.

    €2546 (Avg Bid)
    €2546 Gns Bud
    8 bud
    build mac unit Udløbet left

    build mac unit using verilog language. I have already done the multypler part and I need help to build the rest

    €33 (Avg Bid)
    €33 Gns Bud
    9 bud

    1- I need someone to design a fully-digital, hardware-based keyboard encoder for a 16-key (4×4) matrix keyboard. 2- The design is to be implemented using an FPGA and verified by both simulation and physical implementation using a development board. 3- You should have Development boards, design software and encoder hardware 4- Separate documents will

    €361 (Avg Bid)
    €361 Gns Bud
    13 bud