Filtrér

Mine seneste søgninger
Filtrer ved:
Budget
til
til
til
Slags
Evner
Sprog
    Job-status
    4,967 verilog ascii jobs fundet, i prisklassen EUR
    Verilog project FSM Udløbet left

    Verilog project FSM Verilog project FSM Verilog project FSM

    €10 / hr (Avg Bid)
    €10 / hr Gns Bud
    1 bud

    matrix multiplication using strassenalg and karatsuba alg and carry select adder

    €47 (Avg Bid)
    €47 Gns Bud
    4 bud

    This job is ONLY for experienced FPGA - Verilog Programmers. Apply now if you have developed bitstreams for complex applications using Xilinx or Altera FPGAs. We will match your pay with your current income OR more than that (depends on qualification) + Bonus when you deliver expected results + Opportunity to work from home + Chance to work on exciting

    €13 / hr (Avg Bid)
    €13 / hr Gns Bud
    4 bud

    Hi, I have written (in Verilog) an SDRAM controller (for a Micron SDRAM) which works perfectly. And I have its model (downloaded from Micron's website). I need someone who can write a testbench to verify my controller (using Micron's model). I just need a basic (but good) verification using Modelsim and Verilog.

    €92 (Avg Bid)
    €92 Gns Bud
    4 bud

    I am looking for a programmer who can develop a program that provides real-time conversion of 6 non-NMEA serial data (ascii/HEX/etc) to NMEA 0183 standard data. This program is to complement a Chartplotter on the same computer which only able to interface NMEA data. Looking for developer with skills and experience able to deliver within 1 month

    €1625 (Avg Bid)
    €1625 Gns Bud
    16 bud
    verilog counter 3 dage left

    need to use Quratz 18.1 to create and simulate a 5 bit counter.

    €55 (Avg Bid)
    €55 Gns Bud
    7 bud

    I am a Verilog beginner. Need help in instantiating a LUT based memory. The requirements are stated in the [log ind for at se URL] file.

    €25 (Avg Bid)
    €25 Gns Bud
    9 bud

    ...for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you

    €664 (Avg Bid)
    €664 Gns Bud
    1 bud

    ...for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you

    €167 - €500
    €167 - €500
    0 bud

    I have a code in Python that does the following NLP processes (using NLTK library): - Strips numbers, punctuation, non ASCII letters, etc. - Removes stop words and other given words - Runs PorterStemmer I need this converted into a C# script

    €192 (Avg Bid)
    €192 Gns Bud
    12 bud

    ...for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you

    €498 (Avg Bid)
    €498 Gns Bud
    1 bud

    Hi, I have written an SDRAM controller (for a Micron SDRAM) which does not work very well. In the other hand, I have its model (downloaded from Micron's website). I need someone who can write a testbench to verify my controller using Micron's model and fix my controller.

    €261 (Avg Bid)
    €261 Gns Bud
    11 bud

    I have the hash algorithm that already implemented in c++ and opencl. I want to convert these hash code into VHDL or verilog.

    €554 (Avg Bid)
    €554 Gns Bud
    23 bud
    Vivado Expert Udløbet left

    Hello, I am looking for Vivado expert. Only bid experts in C/Python/Verilog Hope don't waste time. Thanks

    €24 / hr (Avg Bid)
    €24 / hr Gns Bud
    9 bud

    Hi I am looking for RTL SV code for a parameterized mux which takes in input size and select line size accordingly both for one-hot coded and priority coded and it should be synthesizable.

    €101 (Avg Bid)
    €101 Gns Bud
    3 bud

    ...an input file ([log ind for at se URL]) and print it onto the screen 3. Find the numerical ASCII value and print it on the screen 4. Change the letter to lowercase 5. Find the numerical ASCII value and print it on the screen 6. Change the letter to upper case 7. Find the numerical ASCII value and print it on the screen 8. Get an integer from an input file (input

    €18 (Avg Bid)
    €18 Gns Bud
    7 bud

    Development of a Fpga-miner and the Host mining App. The communication between FPGA and Host App is USB. Details we can discuss in private chat

    €1490 (Avg Bid)
    €1490 Gns Bud
    8 bud

    ...and friendly working environment - Flexible working hours - Option to learn during working hours (the 90/10 rule) WE REQUIRE: - Advanced knowledge of at least one HDL (VHDL/Verilog/SystemVerilog) - Analytical thinking, self-sufficiency, team collaboration - Advanced English (CEFR level B2 or higher) - Advanced knowledge of computer systems and architecture

    €1131 (Avg Bid)
    €1131 Gns Bud
    13 bud

    I need someone having expertise in verilog to enhance a processor design to carry out more instructions using Quartus prime software. Further details will be provided. Deadline 3 days. Thanks

    €95 (Avg Bid)
    €95 Gns Bud
    6 bud

    ...if isinstance(bs[0], int): # Python 3 return list(bs) else: return [ord(c) for c in bs] def hex_to_bytes(hex): return binascii.a2b_hex([log ind for at se URL]('ascii')) def decrypt_uri(e): n = int(e[2:10], 16) a = e[10 + n:] data = bytes_to_intlist(hex_to_bytes(e[10:10 + n])) key = bytes_to_intlist([log ind for at se URL](

    €26 (Avg Bid)
    €26 Gns Bud
    5 bud

    Development of a Fpga-miner and the Host mining App. The communication between FPGA and Host App is USB. Details we can discuss in private chat

    €662 (Avg Bid)
    €662 Gns Bud
    1 bud

    We are into software development. I would like to develop the GPS device protocol parser in nodejs. Will share the protocol document for more info. Protocol is the basic ascii and hex combination which needs to parsed. Need only parser for function which should give me all the parameters like imei, lat/lng, speed and other essential data which comes

    €164 (Avg Bid)
    €164 Gns Bud
    4 bud

    ...Output LCD + LCD controller datasheet + init code will be provided. Development board will NOT be provided (you should have your own). VHDL is preferred but not obligatory, Verilog can also be used. Altera family devices should be used. Project should be oriented towards low power and low cost since day 1. Information about further requirements (some

    €685 (Avg Bid)
    €685 Gns Bud
    9 bud

    - Need to develop bitstream for different algorithm for FPGA boards. - Developer with proven experience with FPGA Verilog. - Can able to code, simulate, synthesize and compile verilog on FPGA. - Would be great if understands concept of Blockchain technology and how it works. - Understand requirements and based on that able to prepare hardware requirements

    €14 / hr (Avg Bid)
    €14 / hr Gns Bud
    11 bud

    I need you to develop a Vhdl or Verilog program for image similarity search, by using locality sensitive bloom filter for fpga

    €16 (Avg Bid)
    €16 Gns Bud
    1 bud

    I need to convert a python code to vhdl code using myhdl.i will attach the python code.

    €20 (Avg Bid)
    €20 Gns Bud
    2 bud

    ...able to enter from 1 set of data at least 100 sets at one time. I would like to be able to paste these lists into a simple executable windows program and have it output in ascii text form a script ready to paste into the CLI interface of the mikrotik router. The rules should output in pair, i.e. Example list: "customername" 206-Fred Bloggs, Anytown

    €233 (Avg Bid)
    €233 Gns Bud
    11 bud

    I have a file with more than a million rows of data (ASCII or a flat file). I need it to be formatted and converted to and excel spreadsheet.

    €23 (Avg Bid)
    €23 Gns Bud
    30 bud

    ...Evaluating its speed, throughput, area, power consumption, and energy efficiency and comparing the results to Grain-128 and Trivium. I am looking for a candidate expert on VHDL/Verilog and with a Virtex-5 board to work on ISE 14.7. We will use ModelSim and Xilinx ISE tools in this project. The deliverables will be: a. code b. testbenches c. measurements

    €149 (Avg Bid)
    €149 Gns Bud
    3 bud

    ...like it to test/create the wrapper with. The .NET std class will at lease perform a TCP & UDP socket connect/disconnect with an external system, send/receive some arbitrary ascii text data. The external system could be a simple test app built with this class also. You may build this class yourself or we can supply one, on your request. This functionality

    €468 (Avg Bid)
    €468 Gns Bud
    10 bud

    ...(eg X00001,X00002,... X0000n). Node will transmit data based on periodicity (typically will be every minute) and as and when any input is changed. Nodes data format will be ASCII, as below: X00001,count=23,s1=0,s2=0,s3=0,s4=0,s5=0,s6=0,s7=1 Where X00001: Node ID, count= counter value, sx: satus inputs. We also need the Mobile gateway application,

    €211 (Avg Bid)
    €211 Gns Bud
    4 bud

    ...like it to test/create the wrapper with. The .NET std class will at lease perform a TCP & UDP socket connect/disconnect with an external system, send/receive some arbitrary ascii text data. The external system could be a simple test app built with this class also. You may build this class yourself or we can supply one, on your request. This functionality

    €461 (Avg Bid)
    €461 Gns Bud
    5 bud

    ...about.. like an ebook reader incorporated into the app. and the “&#8230” in the events .. I’m thinking that we need to check on the events areas and make sure any and all ascii characters are adjusted to real characters in the display • Library news is showing entire articles instead of just a snippet with a "Read More" link at the end. Can we d...

    €79 (Avg Bid)
    €79 Gns Bud
    2 bud

    more details will be given in the chat only serious expert and my maximum budget for this task is $100

    €49 (Avg Bid)
    €49 Gns Bud
    24 bud

    ...for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you

    €909 (Avg Bid)
    €909 Gns Bud
    4 bud

    ...about.. like an ebook reader incorporated into the app. and the “&#8230” in the events .. I’m thinking that we need to check on the events areas and make sure any and all ascii characters are adjusted to real characters in the display • Library news is showing entire articles instead of just a snippet with a "Read More" link at the end. Can we d...

    €340 (Avg Bid)
    €340 Gns Bud
    5 bud

    ...to these hashes. This is in C#. .The project is to create a JS function called hsh(string) and a C# function called hsh(string) .Both functions must return a readable sha1 ascii string. .Critically, if given the same input; then both should produce the same output. Note also: - In both cases all whitespace should be removed from the input string

    €161 (Avg Bid)
    €161 Gns Bud
    14 bud

    The task is to develop the implementation of the keccak256 algorithm for FPGA XILINX xcku035-1ffva1156c. Verilog / VHDL development language (Xilinx Vivado Design Suite) Functional check on any available board. Requirements for implementation: 1. The algorithm should work in accordance with [log ind for at se URL]; a. The source can

    €551 (Avg Bid)
    €551 Gns Bud
    3 bud
    find fpga projects Udløbet left

    Hi somebody needed for find fpga (verilog-vhdl) remote projects I paid 20% commission for each project

    €408 (Avg Bid)
    €408 Gns Bud
    10 bud
    Matlab Codnig Udløbet left

    I need the matlab developer and verilog developer

    €550 (Avg Bid)
    €550 Gns Bud
    17 bud
    HTML email Udløbet left

    ...HTML email built to send to a large database. Must be Responsive, Scalable and Hybrid. The specs are: 1. Fully built HTML submitted as HTML 2. 700–pixel width maximum 3. ASCII format 4. 80k maximum file size. 5. Use inline CSS ONLY. Any formatting or font specs in the code must occur in the body of the code (no linked or external CSS "les. Do not

    €116 (Avg Bid)
    €116 Gns Bud
    56 bud

    *** ...most recently obtained numeric values in human readable format (converted from HEX data). Most parameters are 32-bit floating point data, 32-bit Unix Epoch date stamps, or Ascii text. *** DELIVERABLES *** - Android Studio project files (project folder zipped up and emailed) - Compiled .apk file for installation onto a smartphone for testing

    €2109 (Avg Bid)
    €2109 Gns Bud
    19 bud
    write a c program Udløbet left

    ...it initially looks if you remember how character data is really stored internally and bear in mind the ordinal properties of the alphabetic characters of either case in the ASCII table (remember you can ignore case by simply converting the entire string to all one case)....

    €56 (Avg Bid)
    €56 Gns Bud
    48 bud

    ...Window (pc) that all pc will open it the same structure it define right now in Linux. Theis is H line with details bellow their is L line with details Need to keep align use ASCII and clean code to make it work on 3th software that will run this file and use that data to provide Document... I attached file to show how all point in L line it's in order

    €164 (Avg Bid)
    €164 Gns Bud
    11 bud
    16-point FFT Udløbet left

    verilog code for radix-4 16 point fft

    €13 (Avg Bid)
    €13 Gns Bud
    8 bud

    This Project is to close a workflow gap for PCB Mounting with a Pick-and-Place Machine. There is 2 larger Pieces involved #1 (ASCII) Data Transformation #2 Visually supporting Mapping of Components in KICAD to "Reels" (Components loaded into the machine) # Constraints: - Software should be developed in Python and not contain Proprietary Modules. - Copyrights

    €568 (Avg Bid)
    €568 Gns Bud
    10 bud

    i want a verilog coding regarding radix-4 16 point FFT. so i need expert help.

    €14 (Avg Bid)
    €14 Gns Bud
    4 bud

    ...for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you

    €10440 (Avg Bid)
    €10440 Gns Bud
    2 bud

    ...for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you

    €9431 (Avg Bid)
    €9431 Gns Bud
    1 bud

    ...for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you

    €788 - €795
    €788 - €795
    0 bud