Fpga freelancer parttime jobJobs

Filtrér

Mine seneste søgninger
Filtrer ved:
Budget
til
til
til
Slags
Evner
Sprog
    Job-status
    2,849 fpga freelancer parttime job jobs fundet, i prisklassen EUR

    FPGA based VHDL code of control system device, the design should be handwritten, not generating code. The FPGA design must have the std logic data type of the inputs and the outputs and S-Fixed numbers of the entire control design.

    €154 (Avg Bid)
    €154 Gns Bud
    9 bud

    ... I need someone parttime to manage my accounts. I have 5 websites and each have Bing and Google accounts. I want to maintain a high return on adspend (10 x 1) so this should only take 2 hours a week to maintain the system that is currently setup. We will meet 30 minutes weekly at first. Here's a video of me describing the job: [log ind for at se URL]

    €10 / hr (Avg Bid)
    €10 / hr Gns Bud
    23 bud

    I have the hash algorithm that already implemented in c++ and opencl. I want to convert these hash code into VHDL or verilog.

    €176 (Avg Bid)
    €176 Gns Bud
    1 bud

    I am currently working on some small project need to implement an image processing on FPGA, which may include patterns detection after red color segmentation and recognizing the detected patterns....the image size is 240x240 which has some patterns covered in red color

    €94 (Avg Bid)
    €94 Gns Bud
    4 bud

    This project need to implement the several LVDS interface between Xinix Atix and a sensor buffer This project is completed after simulating transfer (Buffer content ==> FPGA RAM content) This is the testing project, so that, you can get more projects after completing this. If you have experiences, you can complete within a few days. Deliverables:

    €332 (Avg Bid)
    €332 Gns Bud
    5 bud
    Promote a Software and get leads 5 dage left
    VERIFICERET

    I need someone to -Get in touch with relavent bloggers to test drive the product (Mail script will be provided) -Write forum posts -Find advertising opportunities Yo...bloggers to test drive the product (Mail script will be provided) -Write forum posts -Find advertising opportunities You need to provide weekly reports and you can do this parttime.

    €369 (Avg Bid)
    €369 Gns Bud
    3 bud
    Help me with Marketing a product 4 dage left
    VERIFICERET

    I need someone to -Get in touch with relavent bloggers to test drive the product (Mail script will be provided) -Write forum posts -Find advertising opportunities Yo...bloggers to test drive the product (Mail script will be provided) -Write forum posts -Find advertising opportunities You need to provide weekly reports and you can do this parttime.

    €122 (Avg Bid)
    €122 Gns Bud
    6 bud

    The project goal is the implementation of a Verilog module to interface a high-speed ADC (250MSps) using DDR. The IO/delay shall be dynamically adjusted after reset thru a test pattern match using a test mode of the ADC. As part of the project a simulation test bench needs to be set-up to verify proper function of the interface.

    €1145 (Avg Bid)
    €1145 Gns Bud
    15 bud

    I have a de1-soc fpga board ([log ind for at se URL]) for the detail. currently i have difficulty id generating code for image processing for my image. I have a completed matlab code that include the image and filtering kernel. I need the code to run into my fpga board.

    €31 (Avg Bid)
    €31 Gns Bud
    1 bud

    We're looking for someone with experience is sending data from an FPGA to a PC via a FT601 chip (made by FTDI) and saving the data to a binary file on the PC side.

    €35 / hr (Avg Bid)
    €35 / hr Gns Bud
    8 bud

    an expert on FPGA and Verilog should bid only...

    €137 (Avg Bid)
    €137 Gns Bud
    13 bud

    I am brand new and have been training with AWOL Academy for a year parttime. I have finally found a product that someone will let me promote (not easy to find when new at this)through Clickbank. Clickbank needs me to set up API's in my Account information. Is there someone there that can help complete what I need to do with my Clickbank application

    €18 / hr (Avg Bid)
    €18 / hr Gns Bud
    15 bud
    Manage my Google and Bing Ads 1 dag left
    VERIFICERET

    ... I need someone parttime to manage my accounts. I have 5 websites and each have Bing and Google accounts. I want to maintain a high return on adspend (10 x 1) so this should only take 2 hours a week to maintain the system that is currently setup. We will meet 30 minutes weekly at first. Here's a video of me describing the job: [log ind for at se URL]

    €6 / hr (Avg Bid)
    €6 / hr Gns Bud
    29 bud

    FPGA based VHDL code of control system device, the design should be handwritten, not generating code. The FPGA design must have the std logic data type of the inputs and the outputs and S-Fixed numbers of the entire control design

    €102 (Avg Bid)
    €102 Gns Bud
    6 bud

    FPGA based VHDL code of control system device, the design should be handwritten, not generating code. The FPGA design must have the std logic data type of the inputs and the outputs and S-Fixed numbers of the entire control design.

    €146 (Avg Bid)
    €146 Gns Bud
    7 bud

    - Thiết kế lại giao diện mới của trang web dựa trên giao diện cũ - Làm việc trực tiếp tại văn phòng của công ty ( có thể parttime )

    €258 (Avg Bid)
    €258 Gns Bud
    6 bud

    Using Altera DE1-SoC FPGA board, I want you to write a code which can do FFT of the provided signal using Quartus II and Modelsim.

    €320 (Avg Bid)
    €320 Gns Bud
    8 bud

    Need help with pilot project. If project sucessful and customer like I will need to have parttime developer. Program a wifi camera TTGO esp32 to take photo. upload picture trough wifi to Homepage. If we work good together I offer more projects and money.

    €193 (Avg Bid)
    €193 Gns Bud
    4 bud

    ...(c-9896) to drew the black white picture on paper First, get the picture and manipulate it to make black and white Second, convert the picture to hex decimal and upload it to fpga ( nexys 4 ddr) using matlab Third, control the robot arm to get the pen and drew the picture. the expectation of the project is to have the following: - the required codes

    €2037 (Avg Bid)
    €2037 Gns Bud
    10 bud

    The brightness measurement with help of PMODALS sensor ([log ind for at se URL] ) should be realized. For this purpose, the Basys 3 FPGA board should be used. Furthermore, an 8051 microcontroller IP core([log ind for at se URL]) is to be used, which takes over the control. The

    €197 (Avg Bid)
    €197 Gns Bud
    6 bud
    Project for Jin C. Udløbet left

    Hi Jin, I noticed your work on VHDL/FPGA related projects from your bio. I was wondering if you would like to work on a small project that is based on a FIFO implementation of a FM radio in VHDL. A C++ version of the code is already written, as well as a FIFO and Divider helper files in VHDL. We can discuss any details over chat.

    €141 (Avg Bid)
    €141 Gns Bud
    1 bud

    Hi Ahmed, I noticed your work on VHDL/FPGA related projects from your bio. I was wondering if you would like to work on a small project that is based on a FIFO implementation of a FM radio in VHDL. A C++ version of the code is already written, as well as a FIFO and Divider helper files in VHDL. We can discuss any details over chat.

    €176 (Avg Bid)
    €176 Gns Bud
    1 bud

    Hi Ahmed, I noticed your work on VHDL/FPGA related projects from your bio. I was wondering if you would like to work on a small project that is based on a FIFO implementation of a FM radio in VHDL. A C++ version of the code is already written, as well as a FIFO and Divider helper files in VHDL. We can discuss any details over chat.

    €141 (Avg Bid)
    €141 Gns Bud
    1 bud

    Project target is to have a FPGA to communicate with two I2S codecs and to provide a SPI slave connection conveying the I2S data to and from a local MCU. Testing scripts and test timings for the Altera Quartus environment are required. For the proper testing of the project deliverables, test scripts and test timings need to be created and relevant

    €300 (Avg Bid)
    €300 Gns Bud
    6 bud

    This is a long term project to teach and train a software engineer about advanced Electronics, PCB design and FPGA programming. This needs between 3 and 5 hours of face to face (online video conferencing) each week and excellent communication in English. So the payments are weekly as we have the online conferecing calls. The details of what will be

    €38 / hr (Avg Bid)
    €38 / hr Gns Bud
    5 bud
    Trophy icon Engineer consultant Business Card 3 dage left

    ...have any logo, a simple one is appreciated or also a simple standard design that represent my work is enough (google image keyword: circuit, pcb, electronic design, firmware, fpga, power electronics ) I would like to have a list of skills that I have on the business card, they are: Power Electronics, Hardware Design, Firmware, Digital Control, Altium

    €40 (Avg Bid)
    Garanteret
    €40
    382 indlæg

    I want to implement YoloV2/V3 custom object detection on FPGA. I have my trained yolo custom object detection files(.cfg and .weights) using darknet and now i want to implement yolo using this files on Xilinx FPGA. I am using ZCU102 and PYNQ evaluation boards with me.

    €670 (Avg Bid)
    €670 Gns Bud
    13 bud
    FPGA IP Development Udløbet left

    I need some IPs(PHY/MAC...) for digital communication systems.

    €1083 (Avg Bid)
    €1083 Gns Bud
    17 bud
    I Need Programmer Udløbet left

    I Need Programmer For FPGA Board & Software Development.

    €2546 (Avg Bid)
    €2546 Gns Bud
    8 bud

    1- I need someone to design a fully-digital, hardware-based keyboard encoder for a 16-key (4×4) matrix keyboard. 2- The design is to be implemented using an FPGA and verified by both simulation and physical implementation using a development board. 3- You should have Development boards, design software and encoder hardware 4- Separate documents will

    €361 (Avg Bid)
    €361 Gns Bud
    13 bud

    ...cryptocurrency mining algorithm works. Job Functionalities: - Evaluate and analyze a particular crypto-currency [log ind for at se URL] mining part. Must understand high level languages to evaluate codes in algorithm documents. - Prepare document explaining different aspects of that algorithm. - Explain FPGA developers about Blockchain, cryptocurrency

    €14 / hr (Avg Bid)
    €14 / hr Gns Bud
    15 bud

    FPGA mining hardware - Xiling FPGA - Nexys Video - Can be leveraged from open source bitcoin miner code. - Based on Verilog. - Provide source code, constraints and full recipe for synthesis, implementation and bitstream generation - Connectivity via JTAG to the host (via USB). May consider UART instead, but as a less desirable solution. Mining software:

    €498 (Avg Bid)
    €498 Gns Bud
    8 bud

    I have a VHDL source for the Altera EP3C25F256C8 FPGA design. I like an expert to setup the timing and fitting parameters to give the design optimum performance. I use Quartus II software version 8.1

    €249 (Avg Bid)
    €249 Gns Bud
    7 bud

    ...distance measurement with help of MB1010 ultrasonic distance sensor ( [log ind for at se URL] ) should be realized. For this purpose, the Basys 3 FPGA board should be used. Furthermore, an 8051 microcontroller IP core ([log ind for at se URL]) is to be used, which takes over the control

    €240 (Avg Bid)
    €240 Gns Bud
    2 bud

    Your first task is create an EAGLE 7.x library (a symbol and a footprint) for the part (ORT42G5-3BM484C) for it. Part info: Please refer to the attached datasheet file. YOU MUST PROVIDE complete EAGLE 7.x library file. Second task is create an EAGLE 7.x schematic for a breakout board. You can refer the evaluation board schematic. Evaluation board schematic: Please refer to the attached schematic ...

    €220 - €661
    Forseglet
    €220 - €661
    8 bud

    ...and forth with some colleague and my adviser on Freelancer, I think I need to write them (parts two and three) out as separate bids. I may even be posting them as time and material. NOTE: The intention is to eventually take this to a custom SOC implementation with the "link sharing" portion being FPGA programmed in and the rest (SPROC(s) in the doc)

    €1310 (Avg Bid)
    NDA
    €1310 Gns Bud
    11 bud
    FPGA project Udløbet left

    Looking for someone how has knowledge in FPGA programming hardware and software.

    €165 (Avg Bid)
    €165 Gns Bud
    16 bud
    FPGA verilog Udløbet left

    Using ModelSim or Quartus II for solving some problems i am working on

    €24 (Avg Bid)
    €24 Gns Bud
    17 bud

    The brightness measurement with help of PMODALS sensor ([log ind for at se URL] ) should be realized. For this purpose, the Basys 3 FPGA board should be used. Furthermore, an 8051 microcontroller IP core([log ind for at se URL]) is to be used, which takes over the control. The

    €159 (Avg Bid)
    €159 Gns Bud
    9 bud

    In this project, a simple VGA (Video Graphics Array) controller shall be implemented using an FPGA Basys3. The VGA controller should be able to display images with a resolution of 640X480 pixels. Furthermore, it should be possible to select between two different images, depending on the position of switch SW1. Document description of whole design

    €97 (Avg Bid)
    €97 Gns Bud
    2 bud

    FPGA based VHDL code of control system device, the design should be handwritten, not generating code. The FPGA design must have the std logic data type of the inputs and the outputs and S-Fixed numbers of the entire control design.

    €207 (Avg Bid)
    €207 Gns Bud
    21 bud

    This project consists to port some c code (around 50 lines) to Verilog in order to run on a FPGA. Output of the contest Verilog .v source file equivalent of verilog.c testbench .v file equivalent to doSimulation() You can run the C code with "gcc main.c && ./[log ind for at se URL]" Elements to select the winning bidder: - Partial screenshot of the implementation

    €59 (Avg Bid)
    €59 Gns Bud
    8 bud
    VHDL & FPGA Design Udløbet left

    Milestone 3: Digital Modulator, Error Block and Digital Demodulator Information often has to be transmitted from one location to another such that it is correctly received despite being sent through a noisy environment that could introduce errors. To achieve this a Digital Modulation Scheme can be used where specific modulation I & Q waveforms are then used to represent each of the four possib...

    €136 (Avg Bid)
    €136 Gns Bud
    4 bud

    Hi, I need a quick prototype of an Artix-7 fpga that makes a PCIe to sd card controller (SD host controller/SD bus). Objective is to have a fpga card (working on pcie screamer) recognized as a SD/MMC card reader under windows, I need Windows to recognize/be able to install the windows built-in sd card drivers for the card. I don’t need it to actually

    €171 (Avg Bid)
    €171 Gns Bud
    6 bud

    -Tools:Altera Quartus,Modelsim and FPGA. -This Project is divided to two parts:- [log ind for at se URL] and implement a 32 bit architecture pipelined CPU with a single bus for a MIPS computer. Found in figure 1 is a top level view of a single core single bus MIPS CPU. Use Quartus to design the list of components found below in Verilog HDL. 1- Register File (16x

    €278 (Avg Bid)
    €278 Gns Bud
    6 bud

    I need to have a high level synthesis c++code to synthesis in vivado for hardware implementation in FPGA.

    €62 (Avg Bid)
    €62 Gns Bud
    1 bud

    This job is ONLY for experienced FPGA - Verilog Programmers. Apply now if you have developed bitstreams for complex applications using Xilinx or Altera FPGAs. We will match your pay with your current income OR more than that (depends on qualification) + Bonus when you deliver expected results + Opportunity to work from home + Chance to work on exciting

    €11 / hr (Avg Bid)
    €11 / hr Gns Bud
    11 bud