...market works correctly, but the other one does not. I believe that both of these carts are FPGA-based, and neither one of them is open-source hardware. I'm looking to hire someone to determine the root cause of the incompatibility, and to propose a circuit design modification to the console that will resolve the issue and allow the currently non-working
I'd like to invite you to take a look at the job I've posted. Please submit a proposal if you're available and interested. It is about a few hour job. I am using the Deo Nano SoC. I have partitioned the RAM and I can write 32bit words to the partitioned area. I have been fighting with Quartus for a while. I can do everything else on this project. I would provide the c-code so you c...
i need someone teach me how to send and receive data from PCI using c# i have a project need to send and receive data from to FPGA by PCI using c# .net
...COLLECTION JEWELRY KIDS COLLECTION SHOES FOOD & FROZEN HOMEMADE SNACKS FOR IFTAR ESTHETICIAN & MUA PHOTOGRAPHY AND MUCH MORE! 4th May 2019 12pm to 8pm 959 Derry Rd E, Mississauga, ON L5T 2J7 For Sponsorships contact: Sabeen Ali 416 520 1372 PRESENTED BY: SABZ HAUTE COUTURE (LOGO) PROUD SPONSORS: (ALL LOGOS ATTACHED) HEALTHY PLANET REAL LINK
I require following objectives, methods and methodologies, attached below I require simulation in MATLAB SIMULINK and hardware FPGA
...event cover photo Details: GTA Ramadhan Festival by SABZ Haute Couture & Team Saturday, 4th May 2019 12pm to 8pm Symphony Banquet Hall 959 Derry Rd E, Mississauga, ON L5T 2J7 For Booth & Sponsorships contact Sabeen Ali 416-520-1372 Proud Sponsors (logos) Healthy Planet, Reallink law ,RUNG, SABZ, Kitchen story, Precious by
I want to get VHDL code for Simulation of brain tumor detection on Xilinx ISE design suite and dump on fpga. Fpga available is Zedboard.
project include follo...to another module for algorithm execution 3. after execution, data send via uart for display 4. parallel receiving and transmission of data while execution of algorithm 5. design block level diagram 6. test bench code in Verilog 7. project should implement on zedboard [log ind for at se URL] code explanation (internal operation) is required
...system verilog language. It should not be more than 250 lines of codes in MIPS and it could be a Maze or Pack Man or another idea depending on the mentor. I will demo this on FPGA that already have these works and files already. here is some description of the task. Every demo must use the VGA monitor as an output device. By default, every demo should
A verilog module shall be generated, that reboots a 7 series FPGA. It shall be compatible with all 7 series FPGAs, but at least with the following: - XC7A200T-2FBG676C - XC7K160T-2FFG676I - XC7K325T-2FFG676I The module will be tested on existing hardware, which uses master SPI x4 boot mode. The module input should be: - clk - up to 160MHz - reboot
An upload of a song is done from computer to Zybo by using a Wifi Pmod and audio processing operations like low-pass and band-pass filtering using FIR filter with adjustable cut-off frequency and bandwidth will be done on Zybo. The processed audio will be played using audio codec and necessary options will be displayed on a OLED Pmod for selection.
I have some projects related to embedded I want them to be done one after other... I am looking for a freelancer having good command over different micro controllers and also know how to couple different kind of sensors with different controllerts I need a freelancer who do not think too much about money and less focus on work instead i am looking for someone for whom the work Quality must be supe...
Hi, I have a C++ script which gives me the detections from an SDD detector (running on FPGA+ARM) and it works very good. My script just process the output from the FPGA with OpenCV. Right now, I'm just drawing the bounding boxes around the cars and I'm also counting the detections but I would like to count the cars, not the detections, i.e. a car can
In this project, you will have to design a sequential circuit. The final design will be implemented on an FPGA, therefore, you first have to design an FSM using the hardware description language Verilog.
My Project is object tracking using optical flow on fpga preferably zed board. The application should be able to track a person/ object of interest using optical flow estimation in a HD video. The video is captured through camera n given to the board and the output is obtained through hdmi out of the board which is connected to tv/ computer screen.
The project is to implement object tracking on fpga, preferably Xilinx zed board. The application is to track the object of interest/ person in a HD video. The video captured must be captured from camera and the output given to the hdmi our of the board which can be connected to tv or computer screen
I am fatima zohra , working as intern for a startup company. I need object tracking to be implemented on xilinx zedboard for a HD video. The application should be able to track an object/person of interest from the camera captured video using lucas- kanade optical flow estimation. The output should be obtained through HDMI out which can be connected to computer/ TV screen. Tools like MATLAB , xili...
Mitigate the Harmonics distortion by designing Thre...Filter. I want you to do a simulation in Matlab/Simulink. Design 3 phase Hybrid power filter ( shunt active + shunt passive ) to eliminate the harmonic in both source and load current using SRF theory. And when you are done with simulation then I need to implement & test the controller using FPGA.
FPGA implementation of FOPID controller using VHDL
I need to do Simulation on MATLAB/Simulink. Design 3 phase Hybrid power filter ( shunt active + shunt passive ) to eliminate the harmonic in both source and load current using SRF theory. And I need to implement & test the controller using FPGA.
Hi, I am interested in building a very simple demo for a software application I would like to build. The UI is similar to QT Node Editor. I want to make a Python / RTL to FPGA application. Similar to DSP builder for Intel, but different. QT Node editor look and feel. What is your email?
The system will get command through SPI channel to generate custom frequencies (between 0.05hz to 1khz) in 10000 samples for a cycle and save it to a look-up table And in the second command will send the values of the sine-wave to Digital to Analog device
Project target is to have a FPGA to communicate with two I2S codecs and to provide a SPI slave connection conveying the I2S data to and from a local MCU. Testing scripts and test timings for the Altera Quartus environment are required. For the proper testing of the project deliverables, test scripts and test timings need to be created and relevant documentation
I want an MP3 player built on FPGA board based on VHDL language. I want a seasoned hands on FPGAs who can build me this by Apr 2nd, 2019. The FPGA board I have is Xilinx Spartan-6 LX45 (Atlys circuit board) specifically on which it will have to be built and synthesized. I have uploaded an image of the board and feel free to ask me for any information
Schematics checking -Zynq7020 fpga -1GB RAM on PL (For post post process) -1GB RAM on PS -Network PHY RTL8211E-VL -USB PHY USB3320 -Run and Boot OS Via QSPI MT25QL256ABA -SD Card -Check on the power regulator boot up sequence. Suggesting - where and which bank/emio to connect the SFP fiber optic. Prefer no using additional dedicated PHY. SGMII will
I need a basic board game, where two players take turns rolling a dice and going around a board similar to monopoly. Once they comple...around the board once, the game ends. The player with the most coin wins. If they land on certain spaces they loose coins and some they gain coins. It has to work on Cyclone V FPGA board using Assembly and C on armv7.
The brightness measurement with help of PMODALS sensor ([log ind for at se URL] ) should be realized. For this purpose, the Basys 3 FPGA board should be used. Furthermore, an 8051 microcontroller IP core([log ind for at se URL]) is to be used, which takes over the control. The
FPGA IMPLEMENTATION of VHDL coding of CONTROL UNIT SYSTEM
We want a DDR3 controller for a 7 series FPGA with the following specification: - DDR3 Speed: 533MHz (DDR3-1066) - DDR3 component: MT41K1G8SN-125:A - FPGA: XC7K160T-2FFG676I The controller shall have the following interfaces to the top level: - AXI slave for incoming write data - 32bits width - AXI master for outgoing read data - 32bits width - write
Hi, I have a C++ script which takes the frames from a SDD detector (running on FPGA+ARM) and it works very good. My script just process the output from the FPGA with OpenCV. I have added some counters to count the numbers of elements detected (vehicles and pedestrians). It counts a lot of elements because it counts in every detection. I would like
Need an implementation of a TDC on the Artix-7 for a LIDAR application. Should work on Digilent Cmod-7 Board for hardware testing. Higher pay for higher resolution. Inports: clk (144MHz) rst (active low) startstop (after reset, first rising edge is start signal, second rising edge is stop signal) Outports: data ready (active high) dataout (16bits) Should reset every time a reading is needed, a...
...of arbitrary size over ethernet and zedboard FPGA should receive and do a logic operation on data and send back a packet of a different size back to the PC. Design also requires interfacing with the PHY chip on zedboard. Important note, your implementation should ONLY use PL part of the fpga and no FPGA specific units (like cpu cores, AXI bus, HARD
Hi totori1990,I found that you applied for the project of developing fpga application on Solarflare AOE SFA7942Q device which is titled as "Freelance FPGA engineer". I'm considering a similar project. If you took that project, I want to ask you more details about the result.
in matlab design on adaptive fir filter design and implementation on FPGA this is mtech project
Need to develop a very simple game using VHDL, to be run on an Altera DE1-SoC FPGA board. The game will use as external 4x4 keypad which will be connected to the board via one of the GPIO ports on the board. Also the game will use some 7-segment displays on the board to display some information regarding the game. The game itself is quite simple and