Freelancers til ansættelse i Singapore
Viser 3 resultater
Sponsorerede Freelancere
-
## BIO Electronics Engineer, Firmware programming for embedded systems and Application programming for Communications (TCP/IP, RS232, Parallel port) Firmware/PCB/Digital and analog design/Power supply design/sensor instrumentation ## Area of Expertise Embedded Linux, Electronics, Firmware for microcontroller and...## BIO Electronics Engineer, Firmware programming for embedded systems and Application programming for Communications (TCP/IP, RS232, Parallel port) Firmware/PCB/Digital and analog design/Power supply design/sensor instrumentation ## Area of Expertise Embedded Linux, Electronics, Firmware for microcontroller and microprocessors. WinCE programming. Embedded VC++ and VC++.net, Serial programming(RS232) mindre
Ansæt samuelrvw
-
Love Robotics, Arduino and Raspberry Pi. Also familiar with Python Scripting, Bootstraping websites and working with Linux.Love Robotics, Arduino and Raspberry Pi. Also familiar with Python Scripting, Bootstraping websites and working with Linux. mindre
Ansæt Milowala
-
A FPGA/IC design expert with 7+ years experience and hundreds of FPGA/Verilog/VHDL projects using Xilinx/Altera FPGA Design Tools and Digital Logic Design using LogiSim/CEDAR. Founder of FPGA4student. Expertise: FPGA, Verilog, VHDL, Xilinx ISE, Vivado, Altera Quartus, Modelsim, Logisim, CEDAR, MIPS Assembly, PLP...A FPGA/IC design expert with 7+ years experience and hundreds of FPGA/Verilog/VHDL projects using Xilinx/Altera FPGA Design Tools and Digital Logic Design using LogiSim/CEDAR. Founder of FPGA4student. Expertise: FPGA, Verilog, VHDL, Xilinx ISE, Vivado, Altera Quartus, Modelsim, Logisim, CEDAR, MIPS Assembly, PLP Tools, Qtspim, MARS, PCB Design, Altium Designer, OrCAD, PSpice, Proteus, Arduino, CMOS VLSI Design, Cadence Virtuoso, Layout XL, Digital IC Design from RTL to GDSII, Analog IC Design. - Featured FPGA projects: + Video/Image Processing on FPGA: FPGA/Verilog/VHDL Implementation of Gesture Recognition, Fingerprint Identification, Image Compression in Wavelet Domain using DWT and SPIHT, Image Enhancements including Noise Filtering. + Fixed-point and Floating Point FPGA projects in Verilog/VHDL + AES, SHA 128, 192, 256 Implementations on FPGA + Single/Multicycle/Pipelined RISC/MIPS Processors in Verilog/VHDL/Logisim + Games on FPGA and many other FPGA projects mindre
Ansæt loi09dt1
