ISM Radio Module PCB Layout Designers Til ansættelse

  • ISM Radio Module
  • PCB Layout
  • Singapore
Forslag:
mere

Lande

Specifik placering

Eksamener

Timepris

Vurdering

Online

Viser 2 resultater
  • Ansæt     Apache6473
Ansæt     Apache6473

    Apache6473 Apache6473

    Singapore $10 USD / timen
    Experienced Software Developer
    Singapore
    2.9
    1 bedømmelse 1 bedømmelse $10 USD pr. time
    I'm an experienced software design and development professional. Have been in the semiconductor and industrial machine design and development for more than 20 years. Have lead multiple teams in developing large scale machines and factory automation systems.
    I'm an experienced software design and development professional. Have been in the semiconductor and industrial machine design and development for more than 20 years. Have lead multiple teams in developing large scale machines and factory automation systems. mindre
  • Ansæt Apache6473
  • Ansæt     loi09dt1
Ansæt     loi09dt1

    loi09dt1 loi09dt1

    Singapore $50 USD / timen
    FPGA/Verilog/VHDL Expert
    Singapore
    A FPGA/IC design expert with 7+ years experience and hundreds of FPGA/Verilog/VHDL projects using Xilinx/Altera FPGA Design Tools and Digital Logic Design using LogiSim/CEDAR. Founder of FPGA4student. Expertise: FPGA, Verilog, VHDL, Xilinx ISE, Vivado, Altera Quartus, Modelsim, Logisim, CEDAR, MIPS Assembly, PLP...
    A FPGA/IC design expert with 7+ years experience and hundreds of FPGA/Verilog/VHDL projects using Xilinx/Altera FPGA Design Tools and Digital Logic Design using LogiSim/CEDAR. Founder of FPGA4student. Expertise: FPGA, Verilog, VHDL, Xilinx ISE, Vivado, Altera Quartus, Modelsim, Logisim, CEDAR, MIPS Assembly, PLP Tools, Qtspim, MARS, PCB Design, Altium Designer, OrCAD, PSpice, Proteus, Arduino, CMOS VLSI Design, Cadence Virtuoso, Layout XL, Digital IC Design from RTL to GDSII, Analog IC Design. - Featured FPGA projects: + Video/Image Processing on FPGA: FPGA/Verilog/VHDL Implementation of Gesture Recognition, Fingerprint Identification, Image Compression in Wavelet Domain using DWT and SPIHT, Image Enhancements including Noise Filtering. + Fixed-point and Floating Point FPGA projects in Verilog/VHDL + AES, SHA 128, 192, 256 Implementations on FPGA + Single/Multicycle/Pipelined RISC/MIPS Processors in Verilog/VHDL/Logisim + Games on FPGA and many other FPGA projects mindre
  • Ansæt loi09dt1

Hej , her er nogle offline freelancere

Hej , her er nogle offline freelancere, der matcher ""

Ansæt de bedste freelancere med lignende færdigheder